kaspar/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2026-01-01 01:41:18 +01:00
Code Releases Activity

Merge pull request #21346 from crasbe/pr/stm32f2_adc

Browse Source 
cpu/stm32f2: Fix Sampling Time for VBat
This commit is contained in:
Marian Buschsieweke 2025-04-02 20:17:12 +00:00 committed by GitHub
commit 22531e6314
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
cpu/stm32/periph/adc_f2.c
View File

@ -96,6 +96,13 @@ int adc_init(adc_t line)
assume((periph_apb_clk(APB2) / clk_div) <= ADC_CLK_MAX);
ADC->CCR = ((clk_div / 2) - 1) << 16;
if (IS_USED(MODULE_PERIPH_VBAT)) {
/* Set the sampling rate for the VBat channel to 112 cycles. It reads
* correct with 84 cycles already, so this adds some margin. */
ADC1->SMPR1 = (ADC1->SMPR1 & ~ADC_SMPR1_SMP18) | \
(ADC_SMPR1_SMP18_2 | ADC_SMPR1_SMP18_0);
}
/* enable the ADC module */
dev(line)->CR2 = ADC_CR2_ADON;