kaspar/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2026-01-01 01:41:18 +01:00
Code Releases Activity

disable interrupts for sighnd ctx switch

Browse Source
This commit is contained in:
Ludwig Ortmann 2013-11-08 13:14:44 +01:00
parent 9f080c54c6
commit 2c7070bf0c
2 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
cpu/native/irq_cpu.c
View File

@ -295,6 +295,10 @@ void native_irq_handler()
cpu_switch_context_exit();
}
void isr_set_sigmask(ucontext_t *ctx)
{
sigfillset(&(ctx->uc_sigmask));
}
/**
* save signal, return to _native_sig_leave_tramp if possible
@ -339,7 +343,8 @@ void native_isr_entry(int sig, siginfo_t *info, void *context)
//printf("\n\033[36mEIP:\t%p\nHEAP:\t%p\nnot switching\n\n\033[0m", (void*)((ucontext_t *)context)->uc_mcontext.gregs[REG_EIP], (void*)process_heap_address);
}
else {
/* disable interrupts in context */
isr_set_sigmask((ucontext_t *)context);
_native_in_isr = 1;
//printf("\n\033[31mEIP:\t%p\nHEAP:\t%p\ngo switching\n\n\033[0m", (void*)((ucontext_t *)context)->uc_mcontext.gregs[REG_EIP], (void*)process_heap_address);
_native_saved_eip = ((ucontext_t *)context)->uc_mcontext.gregs[REG_EIP];

2
cpu/native/tramp.S
View File

@ -33,6 +33,8 @@ _native_sig_leave_tramp:
call swapcontext
addl $8, %esp
call eINT
movl $0x0, _native_in_isr
popa
popf