kaspar/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-12-15 09:33:50 +01:00
Code Releases Activity

boards/samd5x: GCLK source for ADC must not exceed 100 MHz

Browse Source
This commit is contained in:
Benjamin Valentin 2024-10-10 11:52:53 +02:00
parent 33b1cac251
commit 419fc6e7f6
4 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
boards/adafruit-grand-central-m4-express/include/periph_conf.h
View File

@ -57,7 +57,8 @@ extern "C" {
*/
/* ADC Default values */
#define ADC_PRESCALER ADC_CTRLA_PRESCALER_DIV128
#define ADC_GCLK_SRC SAM0_GCLK_PERIPH /**< clock used for ADC */
#define ADC_PRESCALER ADC_CTRLA_PRESCALER_DIV8
#define ADC_NEG_INPUT ADC_INPUTCTRL_MUXNEG(0x18u)
#define ADC_REF_DEFAULT ADC_REFCTRL_REFSEL_INTVCC1

3
boards/adafruit-itsybitsy-m4/include/periph_conf.h
View File

@ -234,7 +234,8 @@ static const sam0_common_usb_config_t sam_usbdev_config[] = {
*/
/* ADC Default values */
#define ADC_PRESCALER ADC_CTRLA_PRESCALER_DIV128
#define ADC_GCLK_SRC SAM0_GCLK_PERIPH /**< clock used for ADC */
#define ADC_PRESCALER ADC_CTRLA_PRESCALER_DIV8
#define ADC_NEG_INPUT ADC_INPUTCTRL_MUXNEG(0x18u)
#define ADC_REF_DEFAULT ADC_REFCTRL_REFSEL_INTVCC1

3
boards/adafruit-pybadge/include/periph_conf.h
View File

@ -265,7 +265,8 @@ static const sam0_common_usb_config_t sam_usbdev_config[] = {
*/
/* ADC Default values */
#define ADC_PRESCALER ADC_CTRLA_PRESCALER_DIV128
#define ADC_GCLK_SRC SAM0_GCLK_PERIPH /**< clock used for ADC */
#define ADC_PRESCALER ADC_CTRLA_PRESCALER_DIV8
#define ADC_NEG_INPUT ADC_INPUTCTRL_MUXNEG(0x18u)
#define ADC_REF_DEFAULT ADC_REFCTRL_REFSEL_INTVCC1

3
boards/same54-xpro/include/periph_conf.h
View File

@ -346,7 +346,8 @@ static const sam0_common_usb_config_t sam_usbdev_config[] = {
*/
/* ADC Default values */
#define ADC_PRESCALER ADC_CTRLA_PRESCALER_DIV128
#define ADC_GCLK_SRC SAM0_GCLK_PERIPH /**< clock used for ADC */
#define ADC_PRESCALER ADC_CTRLA_PRESCALER_DIV8
#define ADC_NEG_INPUT ADC_INPUTCTRL_MUXNEG(0x18u)
#define ADC_REF_DEFAULT ADC_REFCTRL_REFSEL_INTVCC1