kaspar/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-12-16 10:03:50 +01:00
Code Releases Activity

cpu/stm32f7: add support for stm32f767zi

Browse Source
This commit is contained in:
Alexandre Abadie 2017-05-01 19:10:32 +02:00
parent bc18105e2f
commit ed4d9003cc
4 changed files with 10114 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cpu/stm32f7/include/cpu_conf.h
View File

@ -25,6 +25,8 @@
#if defined(CPU_MODEL_STM32F746ZG)
#include "vendor/stm32f746xx.h"
#elif defined(CPU_MODEL_STM32F767ZI)
#include "vendor/stm32f767xx.h"
#elif defined(CPU_MODEL_STM32F769NI)
#include "vendor/stm32f769xx.h"
#endif
@ -40,7 +42,7 @@ extern "C" {
#define CPU_DEFAULT_IRQ_PRIO (1U)
#if defined(CPU_MODEL_STM32F746ZG)
#define CPU_IRQ_NUMOF (98U)
#elif defined(CPU_MODEL_STM32F769NI)
#elif defined(CPU_MODEL_STM32F769NI) || defined(CPU_MODEL_STM32F767ZI)
#define CPU_IRQ_NUMOF (110U)
#endif
/** @} */

10076
cpu/stm32f7/include/vendor/stm32f767xx.h vendored Normal file
View File

File diff suppressed because it is too large Load Diff

30
cpu/stm32f7/ldscripts/stm32f767zi.ld Normal file
View File

@ -0,0 +1,30 @@
/*
* Copyright (C) 2017 Inria
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @addtogroup cpu_stm32f7
* @{
*
* @file
* @brief Memory definitions for the STM32F767ZI
*
* @author Alexandre Abadie <alexandre.abadie@inria.fr>
*
* @}
*/
MEMORY
{
rom (rx) : ORIGIN = 0x08000000, LENGTH = 2M
ram (rwx) : ORIGIN = 0x20000000, LENGTH = 512K
cpuid (r) : ORIGIN = 0x1ff0f420, LENGTH = 12
}
_cpuid_address = ORIGIN(cpuid);
INCLUDE cortexm_base.ld

6
cpu/stm32f7/vectors.c
View File

@ -126,7 +126,7 @@ WEAK_DEFAULT void isr_cec(void);
WEAK_DEFAULT void isr_i2c4_ev(void);
WEAK_DEFAULT void isr_i2c4_er(void);
WEAK_DEFAULT void isr_spdif_rx(void);
#if defined(CPU_MODEL_STM32F769NI)
#if defined(CPU_MODEL_STM32F769NI) || defined(CPU_MODEL_STM32F767ZI)
WEAK_DEFAULT void isr_dsi(void);
WEAK_DEFAULT void isr_dfsdm1_flt0(void);
WEAK_DEFAULT void isr_dfsdm1_flt1(void);
@ -264,6 +264,10 @@ ISR_VECTORS const void *interrupt_vector[] = {
(void*) isr_spdif_rx,
#if defined(CPU_MODEL_STM32F769NI)
(void*) isr_dsi,
#elif defined(CPU_MODEL_STM32F767ZI)
(void*) (0UL),
#endif
#if defined(CPU_MODEL_STM32F769NI) || defined(CPU_MODEL_STM32F767ZI)
(void*) isr_dfsdm1_flt0,
(void*) isr_dfsdm1_flt1,
(void*) isr_dfsdm1_flt2,