1
0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2026-01-01 01:41:18 +01:00
Koen Zandberg 0a6c9c4ec0
stdio_semihosting: Extend with RISC-V support
RISC-V support semihosting in very similar way as the cortex-m
microcontrollers. The code calls a breakpoint instruction and the
attached debugger reads/writes registers and memory for stdio.

The RISC-V architecture doesn't support a call number with the EBREAK
instruction, to allow the debugger to detect a semihosting break point,
the EBREAK instruction is wrapped in a SLLI and SRAI instruction. These
use x0 as output register, making them NOP instructions.

One caveat when using this is that the RISC-V core traps the EBREAK
instruction with trap code 3 when no debugger is attached. Restarting
the application with the debugger attached avoids this.
2021-01-27 17:52:19 +01:00
..
2020-10-23 11:27:48 +02:00
2020-11-12 22:50:53 +01:00
2020-10-23 11:27:48 +02:00
2020-11-18 18:38:44 +01:00
2020-11-06 15:57:52 +01:00
2020-10-23 11:27:48 +02:00
2021-01-21 10:03:44 +01:00
2021-01-18 14:14:13 +01:00
2020-10-23 11:27:48 +02:00
2021-01-21 11:22:32 +01:00
2020-10-23 11:27:48 +02:00
2020-11-25 12:00:13 +01:00
2020-10-23 11:27:48 +02:00
2020-10-23 11:27:48 +02:00
2020-11-23 16:56:34 +01:00
2020-06-10 21:21:33 +02:00
2020-10-23 11:27:48 +02:00
2020-11-06 15:57:53 +01:00
2021-01-12 11:34:22 +01:00
2020-11-23 16:56:34 +01:00
2021-01-21 11:22:32 +01:00
2021-01-17 00:17:58 +01:00