Marian Buschsieweke
0e43c927b1
cpu/stm32: Fix/cleanup periph_eth ...
The methods to read from / write to MII registers had an address argument to
allow specifying the PHY to communicate with. However, only a single PHY is
available on all boards supported and the driver is not able to operate with
multiple PHYs anyway - thus, drop this parameter for ease of use.
This fixes a bug in the _get_link_status() function, which used hard coded the
address 0; which might not be correct for all boards.
2020-10-09 20:20:54 +02:00
2020-09-29 18:12:34 +02:00
2020-06-24 00:45:35 +02:00
2020-08-27 11:46:25 +02:00
2020-08-27 11:46:25 +02:00
2020-06-24 00:45:35 +02:00
2020-06-24 00:45:35 +02:00
2020-06-24 00:45:35 +02:00
2020-06-24 00:45:35 +02:00
2020-09-29 12:33:59 +02:00
2020-10-01 18:38:03 -05:00
2020-10-01 18:38:03 -05:00
2020-10-02 17:30:24 +02:00
2020-10-02 12:49:15 +02:00
2020-10-08 22:55:06 +02:00
2020-10-07 09:01:41 +02:00
2020-09-30 12:59:03 +02:00
2020-09-10 09:36:29 +02:00
2020-10-02 07:57:00 +02:00
2020-09-22 16:26:01 +02:00
2020-10-02 07:55:36 +02:00
2020-09-25 21:48:16 +02:00
2020-09-22 16:26:01 +02:00
2020-09-25 18:22:48 +02:00
2020-09-22 16:26:01 +02:00
2020-09-29 12:34:00 +02:00
2020-07-16 13:20:04 +02:00
2020-07-16 13:20:05 +02:00
2020-07-16 13:20:05 +02:00
2020-09-29 12:33:59 +02:00
2020-08-05 14:32:57 +02:00
2020-10-05 18:27:58 +02:00
2020-09-30 15:51:16 +02:00
2020-08-31 09:37:09 +02:00
2020-10-02 12:27:12 +02:00
2020-10-02 07:58:35 +02:00
2020-07-16 15:35:23 +02:00
2020-08-08 12:44:11 +02:00
2020-09-17 18:46:25 +02:00
2020-09-11 16:30:45 +02:00
2020-09-17 18:46:25 +02:00
2020-09-10 23:45:43 +02:00
2019-08-29 10:35:53 +02:00
2020-10-09 20:20:54 +02:00
2020-07-16 17:01:10 +02:00
2020-08-31 09:57:28 +02:00
0e43c927b1