Benjamin Valentin
51fa5afef7
cpu/samd21: default 1kHz clock to same source as 32kHz clock ...
The split between GEN2_ULP32K and GEN3_ULP32K was introduced to fix
a failure in tests/periph_wdt when the external oscillator was used.
By not running the external oscillator on demand, the failure can no
longer be observed, so default GEN3_ULP32K to GEN2_ULP32K.
2020-02-27 16:01:44 +01:00
2020-02-26 08:39:00 +01:00
2020-02-05 15:08:13 +01:00
2020-01-28 15:44:29 +01:00
2020-01-28 15:44:29 +01:00
2019-11-23 22:39:35 +01:00
2019-11-23 22:39:35 +01:00
2019-11-23 22:39:35 +01:00
2019-11-23 22:39:35 +01:00
2020-02-25 09:41:24 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2020-02-04 14:37:43 +01:00
2020-02-04 13:20:56 +01:00
2020-02-17 16:02:48 +01:00
2020-02-25 19:16:42 +01:00
2020-02-26 10:23:12 +01:00
2020-02-22 01:35:07 +01:00
2020-02-21 09:09:34 +01:00
2020-02-22 13:45:15 +01:00
2020-02-17 16:02:48 +01:00
2020-01-30 10:43:01 +01:00
2020-02-25 09:40:34 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2020-02-26 23:41:38 +01:00
2020-01-28 13:20:51 +01:00
2020-01-31 09:46:57 +01:00
2020-01-28 13:20:51 +01:00
2020-01-28 13:20:51 +01:00
2020-02-25 09:40:34 +01:00
2020-01-28 13:20:51 +01:00
2020-02-21 09:36:19 +01:00
2020-02-19 19:16:58 +01:00
2020-02-19 19:16:58 +01:00
2020-02-19 19:16:58 +01:00
2020-02-26 08:40:49 +01:00
2020-02-17 16:02:48 +01:00
2020-01-02 09:50:14 +01:00
2020-02-26 08:40:49 +01:00
2020-02-27 16:01:44 +01:00
2020-02-26 08:40:49 +01:00
2020-02-26 08:40:49 +01:00
2019-08-29 10:35:53 +02:00
2020-02-26 15:57:59 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2020-02-17 16:02:48 +01:00
2017-01-20 13:36:26 +01:00
51fa5afef7