Benjamin Valentin
e1f84de6c5
cpu/sam0_common: UART: simplify init sequence ...
We don't need to read-modify-write the CTRLA register to disable
the UART.
The entire CTRLA register is re-written just a few lines below, so
we can just set it to 0 to disable the UART.
There is also no need to reset the UART since we re-write all config
registers in init.
2020-07-28 11:22:22 +02:00
2020-07-28 10:11:47 +02:00
2020-06-24 00:45:35 +02:00
2020-06-24 00:45:35 +02:00
2020-06-24 11:06:04 +02:00
2020-06-24 00:45:35 +02:00
2020-06-24 00:45:35 +02:00
2020-06-24 00:45:35 +02:00
2020-06-24 00:45:35 +02:00
2020-07-24 15:22:34 +02:00
2020-06-17 10:26:20 +02:00
2020-06-17 10:26:20 +02:00
2020-06-08 08:23:45 -05:00
2020-06-24 09:27:02 +02:00
2020-07-22 12:56:12 +02:00
2020-07-28 10:11:47 +02:00
2020-07-08 21:54:57 +02:00
2020-07-10 08:42:12 +02:00
2020-07-07 16:27:43 +02:00
2020-07-15 11:45:22 +02:00
2020-06-29 14:01:01 +02:00
2020-07-15 11:45:22 +02:00
2020-07-02 14:41:41 +02:00
2020-07-16 13:23:30 +02:00
2020-07-16 19:03:38 +02:00
2020-07-16 15:39:02 +02:00
2020-07-23 20:28:32 +02:00
2020-07-16 13:20:04 +02:00
2020-07-16 13:20:05 +02:00
2020-07-16 13:20:05 +02:00
2020-07-15 13:09:11 +02:00
2020-06-24 09:28:19 +02:00
2020-07-23 20:34:20 +02:00
2020-07-20 13:04:59 +02:00
2020-07-16 10:23:49 +02:00
2020-07-16 10:23:49 +02:00
2020-07-28 11:22:22 +02:00
2020-07-16 15:35:23 +02:00
2020-01-02 09:50:14 +01:00
2020-07-16 15:33:29 +02:00
2020-07-09 10:01:08 +02:00
2020-07-16 18:09:59 +02:00
2020-07-16 21:29:46 +02:00
2019-08-29 10:35:53 +02:00
2020-07-27 14:36:29 +02:00
2020-07-16 17:01:10 +02:00
2020-06-16 14:27:27 +02:00
e1f84de6c5