kaspar/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-12-23 05:23:50 +01:00
Code Releases Activity
RIOT/cpu/stm32
History
Alexandre Abadie f98f5f5b49
Merge pull request #15084 from aabadie/pr/cpu/stm32gx_mco 
cpu/stm32gx: add MCO configuration and initialization
2020-11-05 16:46:04 +01:00
..
bootloader
cpu/stm32: implement reset to bootloader
2020-06-05 18:41:06 +02:00
dist
cpu/stm32/kconfig: create family directory if not exist
2020-10-23 18:21:51 +02:00
include
cpu/stm32l4+/wb: centralize max core clock define, adapt related boards
2020-10-27 08:44:55 +01:00
kconfigs
cpu/stm32: adapt clock configuration for l0/l1
2020-11-03 14:23:46 +01:00
ldscripts
cpu/stm32: introduce unique directory for stm32 cpus
2020-05-20 13:39:10 +02:00
periph
drivers/periph/timer: Use uint32_t for frequency
2020-10-30 22:02:12 +01:00
stmclk
Merge pull request #15084 from aabadie/pr/cpu/stm32gx_mco
2020-11-05 16:46:04 +01:00
vectors
cpu/stm32: handle generated irqs.h in build system
2020-09-02 11:30:49 +02:00
cpu_common.c
cpu/stm32: add basic support for stm32l5
2020-10-23 18:21:50 +02:00
cpu_init.c
cpu/stm32: add basic support for stm32l5
2020-10-23 18:21:50 +02:00
doc.txt
cpu/stm32: rework clock configuration documentation
2020-10-27 08:54:09 +01:00
Kconfig
boards/stm32gx: move Kconfig clock config to cpu
2020-10-29 23:00:44 +01:00
Makefile
cpu/stm32: only build bootloader when the module is loaded
2020-09-28 21:07:01 +02:00
Makefile.dep
cpu/stm32: Add stm32_eth_auto for auto-negotiation
2020-10-22 12:37:23 +02:00
Makefile.features
cpu/stm32l5: adapt flashpage periph
2020-10-23 18:21:50 +02:00
Makefile.include
cpu/stm32/vendor: use submake to fetch CMSIS headers
2020-11-03 13:33:16 +01:00
stm32_info.mk
cpu/stm32: add basic support for stm32l5
2020-10-23 18:21:50 +02:00
stm32_line.mk
cpu/stm32: extend CPU_LINES for G4 and L1
2020-09-30 10:31:29 +02:00
stm32_mem_lengths.mk
cpu/stm32: add basic support for stm32l5
2020-10-23 18:21:50 +02:00
stm32_riotboot.mk
cpu/stm32: introduce CPU_FAM_SHORT variable
2020-05-26 12:27:12 +02:00