riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

docu: enhance timer config docu for cc26x0

Browse Source
This commit is contained in:
smlng 2017-08-21 10:44:14 +02:00
parent 7b79f4d3d2
commit 09bc23b41f
2 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
boards/cc2650stk/include/periph_conf.h
View File

@ -35,6 +35,10 @@ extern "C" {
/** /**
* @name Timer configuration * @name Timer configuration
*
* General purpose timers (GPT[0-3]) are configured consecutively and in order
* (without gaps) starting from GPT0, i.e. if multiple timers are enabled.
*
* @{ * @{
*/ */
static const timer_conf_t timer_config[] = { static const timer_conf_t timer_config[] = {

7
cpu/cc26x0/include/periph_cpu.h
View File

@ -57,19 +57,20 @@ typedef enum {
GPIO_RISING = IOCFG_EDGEDET_RISING, GPIO_RISING = IOCFG_EDGEDET_RISING,
GPIO_BOTH = IOCFG_EDGEDET_BOTH GPIO_BOTH = IOCFG_EDGEDET_BOTH
} gpio_flank_t; } gpio_flank_t;
#endif /* ndef DOXYGEN */
/** /**
* @brief Configuration of low-level general purpose timers * @brief Configuration of low-level general purpose timers
* *
* @note Timers *must* be configured consecutively and in order (without gaps) * General purpose timers (GPT[0-3]) are configured consecutively and in order
* starting from GPT0, specifically if multiple timers are enabled. * (without gaps) starting from GPT0, i.e. if multiple timers are enabled.
*/ */
typedef struct { typedef struct {
uint8_t cfg; /**< timer config [16,32 Bit] */ uint8_t cfg; /**< timer config [16,32 Bit] */
uint8_t chn; /**< number of channels [1,2] */ uint8_t chn; /**< number of channels [1,2] */
} timer_conf_t; } timer_conf_t;
#endif /* ifndef DOXYGEN */
#ifdef __cplusplus #ifdef __cplusplus
} }
#endif #endif