riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

boards/stm32f0discovery: adapt clock configuration

Browse Source
This commit is contained in:
Vincent Dupont 2017-08-23 19:55:04 +02:00
parent 561fd5f152
commit 12a12108a7
1 changed files with 22 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
boards/stm32f0discovery/include/periph_conf.h
View File

@ -26,19 +26,31 @@ extern "C" {
#endif #endif
/** /**
* @name Clock system configuration * @name Clock settings
*
* @note This is auto-generated from
* `cpu/stm32_common/dist/clk_conf/clk_conf.c`
* @{ * @{
*/ */
#define CLOCK_HSE (8000000U) /* external oscillator */ /* give the target core clock (HCLK) frequency [in Hz],
#define CLOCK_CORECLOCK (48000000U) /* desired core clock frequency */ * maximum: 48MHz */
#define CLOCK_CORECLOCK (48000000U)
/* the actual PLL values are automatically generated */ /* 0: no external high speed crystal available
#define CLOCK_PLL_MUL (CLOCK_CORECLOCK / CLOCK_HSE) * else: actual crystal frequency [in Hz] */
#define CLOCK_HSE (8000000U)
/* bus clocks for simplified peripheral initialization, UPDATE MANUALLY! */ /* 0: no external low speed crystal available,
* 1: external crystal available (always 32.768kHz) */
#define CLOCK_LSE (0)
/* peripheral clock setup */
#define CLOCK_AHB_DIV RCC_CFGR_HPRE_DIV1
#define CLOCK_AHB (CLOCK_CORECLOCK / 1) #define CLOCK_AHB (CLOCK_CORECLOCK / 1)
#define CLOCK_APB2 (CLOCK_CORECLOCK / 1) #define CLOCK_APB1_DIV RCC_CFGR_PPRE_DIV1 /* max 48MHz */
#define CLOCK_APB1 (CLOCK_CORECLOCK / 1) #define CLOCK_APB1 (CLOCK_CORECLOCK / 1)
#define CLOCK_APB2 (CLOCK_APB1)
/* PLL factors */
#define CLOCK_PLL_PREDIV (1)
#define CLOCK_PLL_MUL (6)
/** @} */ /** @} */
/** /**