riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

cpu/saml21: fix RTC wrong condition for #if

Browse Source
This commit is contained in:
dylad 2018-03-05 21:27:03 +01:00
parent db55004d65
commit 20ac4b060d
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
cpu/saml21/periph/rtc.c
View File

@ -22,6 +22,13 @@
#include "periph/rtc.h" #include "periph/rtc.h"
#include "periph_conf.h" #include "periph_conf.h"
/* SAML21 rev B needs an extra bit, which in rev A defaults to 1, but isn't
* visible. Thus define it here. */
#ifndef RTC_MODE2_CTRLA_CLOCKSYNC
#define RTC_MODE2_CTRLA_CLOCKSYNC_Pos 15
#define RTC_MODE2_CTRLA_CLOCKSYNC (0x1ul << RTC_MODE2_CTRLA_CLOCKSYNC_Pos)
#endif
typedef struct { typedef struct {
rtc_alarm_cb_t cb; /**< callback called from RTC interrupt */ rtc_alarm_cb_t cb; /**< callback called from RTC interrupt */
void *arg; /**< argument passed to the callback */ void *arg; /**< argument passed to the callback */
@ -97,9 +104,7 @@ void rtc_init(void)
/* RTC config with RTC_MODE2_CTRL_CLKREP = 0 (24h) */ /* RTC config with RTC_MODE2_CTRL_CLKREP = 0 (24h) */
RTC->MODE2.CTRLA.reg = RTC_MODE2_CTRLA_PRESCALER_DIV1024 | /* CLK_RTC_CNT = 1KHz / 1024 -> 1Hz */ RTC->MODE2.CTRLA.reg = RTC_MODE2_CTRLA_PRESCALER_DIV1024 | /* CLK_RTC_CNT = 1KHz / 1024 -> 1Hz */
#if (SAML21XXXB) || (SAMR30)
RTC_MODE2_CTRLA_CLOCKSYNC | /* Clock Read Synchronization Enable */ RTC_MODE2_CTRLA_CLOCKSYNC | /* Clock Read Synchronization Enable */
#endif
RTC_MODE2_CTRLA_MODE_CLOCK; /* Mode 2: Clock/Calendar */ RTC_MODE2_CTRLA_MODE_CLOCK; /* Mode 2: Clock/Calendar */
/* Clear interrupt flags */ /* Clear interrupt flags */