riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

cpu/stm32_common: re-enable PLL when leaving stop

Browse Source
This commit is contained in:
Vincent Dupont 2017-07-19 11:50:01 +02:00
parent 938ba0b3c5
commit 2170f47a66
2 changed files with 25 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
cpu/stm32_common/periph/pm.c
View File

@ -25,10 +25,22 @@
#include "irq.h" #include "irq.h"
#include "periph/pm.h" #include "periph/pm.h"
#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4)
#include "stmclk.h"
#endif
#define ENABLE_DEBUG (0) #define ENABLE_DEBUG (0)
#include "debug.h" #include "debug.h"
#ifndef PM_STOP_CONFIG
/**
* @brief Define config flags for stop mode
*
* Available values can be found in reference manual, PWR section, register CR.
*/
#define PM_STOP_CONFIG (PWR_CR_LPDS | PWR_CR_FPDS)
#endif
void pm_set(unsigned mode) void pm_set(unsigned mode)
{ {
int deep = 0; int deep = 0;
@ -49,6 +61,7 @@ void pm_set(unsigned mode)
/* Clear PDDS and LPDS bits to enter stop mode on */ /* Clear PDDS and LPDS bits to enter stop mode on */
/* deepsleep with voltage regulator on */ /* deepsleep with voltage regulator on */
PWR->CR &= ~(PWR_CR_PDDS | PWR_CR_LPDS); PWR->CR &= ~(PWR_CR_PDDS | PWR_CR_LPDS);
PWR->CR |= PM_STOP_CONFIG;
/* Set SLEEPDEEP bit of system control block */ /* Set SLEEPDEEP bit of system control block */
deep = 1; deep = 1;
break; break;
@ -56,6 +69,13 @@ void pm_set(unsigned mode)
#endif #endif
cortexm_sleep(deep); cortexm_sleep(deep);
#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4)
if (deep) {
/* Re-init clock after STOP */
stmclk_init_sysclk();
}
#endif
} }
#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4) #if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4)

5
cpu/stm32f1/include/periph_cpu.h
View File

@ -62,6 +62,11 @@ extern "C" {
*/ */
#define PM_BLOCKER_INITIAL { .val_u32 = 0x01010101 } #define PM_BLOCKER_INITIAL { .val_u32 = 0x01010101 }
/**
* @brief Define the config flag for stop mode
*/
#define PM_STOP_CONFIG (PWR_CR_LPDS)
#ifndef DOXYGEN #ifndef DOXYGEN
/** /**
* @brief Override GPIO mode options * @brief Override GPIO mode options