riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

nrf52: use cortexm.ld script when applicable

Browse Source 
The common linker script is not used when the nordic_softdevice_ble is
included
This commit is contained in:
Koen Zandberg 2019-03-07 14:27:45 +01:00
parent 1e1611c50a
commit 3163b8d6e2
No known key found for this signature in database
GPG Key ID: 0895A893E6D2985B
4 changed files with 15 additions and 80 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
cpu/cortexm_common/ldscripts/multislot.ld
View File

@ -1,22 +0,0 @@
/*
* Copyright (C) 2017 Kaspar Schleiser <kaspar@schleiser.de>
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @addtogroup cpu_cortex_common
* @{
*
* @file
* @brief Offset definitions for cortex MCUs
*
* @author Kaspar Schleiser <kaspar@schleiser.de>
*
* @}
*/
boot_offset = DEFINED( offset ) ? offset : 0x0 ;
rom_length = DEFINED( length ) ? length : rom_length ;

15
cpu/nrf52/Makefile.include
View File

@ -7,6 +7,21 @@ export MCUBOOT_SLOT0_SIZE = 0x8000
export MCUBOOT_SLOT1_SIZE = 0x3C000 export MCUBOOT_SLOT1_SIZE = 0x3C000
export MCUBOOT_SLOT2_SIZE = 0x3C000 export MCUBOOT_SLOT2_SIZE = 0x3C000
# Set ROM and RAM lengths according to CPU model
ifneq (,$(filter nrf52832xxaa,$(CPU_MODEL)))
ROM_LEN ?= 0x80000
RAM_LEN ?= 0x10000
endif
ifneq (,$(filter nrf52840xxaa,$(CPU_MODEL)))
ROM_LEN ?= 0x100000
RAM_LEN ?= 0x40000
endif
ROM_START_ADDR ?= 0x00000000
RAM_START_ADDR ?= 0x20000000
LINKER_SCRIPT ?= cortexm.ld
ifneq (,$(filter nrf802154,$(USEMODULE))) ifneq (,$(filter nrf802154,$(USEMODULE)))
CFLAGS += -DGNRC_NETIF_MSG_QUEUE_SIZE=16 CFLAGS += -DGNRC_NETIF_MSG_QUEUE_SIZE=16
endif endif

31
cpu/nrf52/ldscripts/nrf52832xxaa.ld
View File

@ -1,31 +0,0 @@
/*
* Copyright (C) 2016 Freie Universität Berlin
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @addtogroup cpu_nrf52
* @{
*
* @file
* @brief Memory definitions for the NRF52832XXAA
*
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
*
* @}
*/
rom_length = 512K;
INCLUDE multislot.ld
MEMORY
{
rom (rx) : ORIGIN = 0x00000000 + boot_offset, LENGTH = rom_length
ram (w!rx) : ORIGIN = 0x20000000, LENGTH = 64K
}
INCLUDE cortexm_base.ld

27
cpu/nrf52/ldscripts/nrf52840xxaa.ld
View File

@ -1,27 +0,0 @@
/*
* Copyright (C) 2017 Freie Universität Berlin
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @addtogroup cpu_nrf52
* @{
*
* @file
* @brief Memory definitions for the NRF52840XXAA
*
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
*
* @}
*/
MEMORY
{
rom (rx) : ORIGIN = 0x00000000, LENGTH = 1024K
ram (w!rx) : ORIGIN = 0x20000000, LENGTH = 256K
}
INCLUDE cortexm_base.ld