Merge pull request #6814 from haukepetersen/add_board_nucleo-l476
boards: added support for nucleo-l476 (stm32l4)
This commit is contained in:
Alexandre Abadie
GitHub
commit
340ed33ca6
3
boards/nucleo-l476/Makefile
Normal file
3
boards/nucleo-l476/Makefile
Normal file
@ -0,0 +1,3 @@
|
|||||||
|
MODULE = board
|
||||||
|
|
||||||
|
include $(RIOTBASE)/Makefile.base
|
||||||
1
boards/nucleo-l476/Makefile.dep
Normal file
1
boards/nucleo-l476/Makefile.dep
Normal file
@ -0,0 +1 @@
|
|||||||
|
include $(RIOTBOARD)/nucleo-common/Makefile.dep
|
||||||
13
boards/nucleo-l476/Makefile.features
Normal file
13
boards/nucleo-l476/Makefile.features
Normal file
@ -0,0 +1,13 @@
|
|||||||
|
# Put defined MCU peripherals here (in alphabetical order)
|
||||||
|
FEATURES_PROVIDED += periph_cpuid
|
||||||
|
FEATURES_PROVIDED += periph_gpio
|
||||||
|
FEATURES_PROVIDED += periph_pwm
|
||||||
|
FEATURES_PROVIDED += periph_spi
|
||||||
|
FEATURES_PROVIDED += periph_timer
|
||||||
|
FEATURES_PROVIDED += periph_uart
|
||||||
|
|
||||||
|
# load the common Makefile.features for Nucleo boards
|
||||||
|
include $(RIOTBOARD)/nucleo-common/Makefile.features
|
||||||
|
|
||||||
|
# The board MPU family (used for grouping by the CI system)
|
||||||
|
FEATURES_MCU_GROUP = cortex_m4_2
|
||||||
6
boards/nucleo-l476/Makefile.include
Normal file
6
boards/nucleo-l476/Makefile.include
Normal file
@ -0,0 +1,6 @@
|
|||||||
|
## the cpu to build for
|
||||||
|
export CPU = stm32l4
|
||||||
|
export CPU_MODEL = stm32l476rg
|
||||||
|
|
||||||
|
# load the common Makefile.include for Nucleo boards
|
||||||
|
include $(RIOTBOARD)/nucleo-common/Makefile.include
|
||||||
34
boards/nucleo-l476/board.c
Normal file
34
boards/nucleo-l476/board.c
Normal file
@ -0,0 +1,34 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2017 Freie Universität Berlin
|
||||||
|
*
|
||||||
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||||||
|
* General Public License v2.1. See the file LICENSE in the top level
|
||||||
|
* directory for more details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @ingroup boards_nucleo-l476
|
||||||
|
* @{
|
||||||
|
*
|
||||||
|
* @file
|
||||||
|
* @brief Board specific implementations for the nucleo-l476 board
|
||||||
|
*
|
||||||
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
||||||
|
*
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include "board.h"
|
||||||
|
#include "periph/gpio.h"
|
||||||
|
|
||||||
|
void board_init(void)
|
||||||
|
{
|
||||||
|
/* initialize the CPU */
|
||||||
|
cpu_init();
|
||||||
|
|
||||||
|
/* initialize the boards LED only if explicitly enabled (pin is already used
|
||||||
|
* for SPI_DEV(0)) */
|
||||||
|
#ifdef AUTO_INIT_LED0
|
||||||
|
gpio_init(LED0_PIN, GPIO_OUT);
|
||||||
|
#endif
|
||||||
|
}
|
||||||
5
boards/nucleo-l476/dist/openocd.cfg
vendored
Normal file
5
boards/nucleo-l476/dist/openocd.cfg
vendored
Normal file
@ -0,0 +1,5 @@
|
|||||||
|
source [find interface/stlink-v2-1.cfg]
|
||||||
|
|
||||||
|
transport select hla_swd
|
||||||
|
|
||||||
|
source [find target/stm32l4x.cfg]
|
||||||
37
boards/nucleo-l476/include/board.h
Normal file
37
boards/nucleo-l476/include/board.h
Normal file
@ -0,0 +1,37 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2017 Freie Universität Berlin
|
||||||
|
* 2017 Inria
|
||||||
|
*
|
||||||
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||||||
|
* General Public License v2.1. See the file LICENSE in the top level
|
||||||
|
* directory for more details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @defgroup boards_nucleo-l476 Nucleo-L476
|
||||||
|
* @ingroup boards
|
||||||
|
* @brief Board specific files for the nucleo-l476 board
|
||||||
|
* @{
|
||||||
|
*
|
||||||
|
* @file
|
||||||
|
* @brief Board specific definitions for the nucleo-l476 board
|
||||||
|
*
|
||||||
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
||||||
|
* @author Alexandre Abadie <alexandre.abadie@inria.fr>
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef BOARD_H
|
||||||
|
#define BOARD_H
|
||||||
|
|
||||||
|
#include "board_common.h"
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* BOARD_H */
|
||||||
|
/** @} */
|
||||||
242
boards/nucleo-l476/include/periph_conf.h
Normal file
242
boards/nucleo-l476/include/periph_conf.h
Normal file
@ -0,0 +1,242 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2017 Freie Universität Berlin
|
||||||
|
* 2017 Inria
|
||||||
|
*
|
||||||
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||||||
|
* General Public License v2.1. See the file LICENSE in the top level
|
||||||
|
* directory for more details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @ingroup boards_nucleo-l476
|
||||||
|
* @{
|
||||||
|
*
|
||||||
|
* @file
|
||||||
|
* @brief Peripheral MCU configuration for the nucleo-l476 board
|
||||||
|
*
|
||||||
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
||||||
|
* @author Alexandre Abadie <alexandre.abadie@inria.fr>
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef PERIPH_CONF_H
|
||||||
|
#define PERIPH_CONF_H
|
||||||
|
|
||||||
|
#include "periph_cpu.h"
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @name Clock system configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* 0: no external high speed crystal available
|
||||||
|
* else: actual crystal frequency [in Hz] */
|
||||||
|
#define CLOCK_HSE (0)
|
||||||
|
/* 0: no external low speed crystal available,
|
||||||
|
* 1: external crystal available (always 32.768kHz) */
|
||||||
|
#define CLOCK_LSE (1)
|
||||||
|
/* give the target core clock (HCLK) frequency [in Hz], maximum: 80MHz */
|
||||||
|
#define CLOCK_CORECLOCK (80000000U)
|
||||||
|
/* PLL configuration: make sure your values are legit!
|
||||||
|
*
|
||||||
|
* compute by: CORECLOCK = (((PLL_IN / M) * N) / R)
|
||||||
|
* with:
|
||||||
|
* PLL_IN: input clock, HSE or MSI @ 48MHz
|
||||||
|
* M: pre-divider, allowed range: [1:8]
|
||||||
|
* N: multiplier, allowed range: [8:86]
|
||||||
|
* R: post-divider, allowed range: [2,4,6,8]
|
||||||
|
*
|
||||||
|
* Also the following constraints need to be met:
|
||||||
|
* (PLL_IN / M) -> [4MHz:16MHz]
|
||||||
|
* (PLL_IN / M) * N -> [64MHz:344MHz]
|
||||||
|
* CORECLOCK -> 80MHz MAX!
|
||||||
|
*/
|
||||||
|
#define CLOCK_PLL_M (6)
|
||||||
|
#define CLOCK_PLL_N (20)
|
||||||
|
#define CLOCK_PLL_R (2)
|
||||||
|
/* peripheral clock setup */
|
||||||
|
#define CLOCK_AHB_DIV RCC_CFGR_HPRE_DIV1
|
||||||
|
#define CLOCK_AHB (CLOCK_CORECLOCK / 1)
|
||||||
|
#define CLOCK_APB1_DIV RCC_CFGR_PPRE1_DIV4
|
||||||
|
#define CLOCK_APB1 (CLOCK_CORECLOCK / 4)
|
||||||
|
#define CLOCK_APB2_DIV RCC_CFGR_PPRE2_DIV2
|
||||||
|
#define CLOCK_APB2 (CLOCK_CORECLOCK / 2)
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @name Timer configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
static const timer_conf_t timer_config[] = {
|
||||||
|
{
|
||||||
|
.dev = TIM5,
|
||||||
|
.max = 0xffffffff,
|
||||||
|
.rcc_mask = RCC_APB1ENR1_TIM5EN,
|
||||||
|
.bus = APB1,
|
||||||
|
.irqn = TIM5_IRQn
|
||||||
|
}
|
||||||
|
};
|
||||||
|
|
||||||
|
#define TIMER_0_ISR isr_tim5
|
||||||
|
|
||||||
|
#define TIMER_NUMOF (sizeof(timer_config) / sizeof(timer_config[0]))
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief UART configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
static const uart_conf_t uart_config[] = {
|
||||||
|
{
|
||||||
|
.dev = USART2,
|
||||||
|
.rcc_mask = RCC_APB1ENR1_USART2EN,
|
||||||
|
.rx_pin = GPIO_PIN(PORT_A, 3),
|
||||||
|
.tx_pin = GPIO_PIN(PORT_A, 2),
|
||||||
|
.rx_af = GPIO_AF7,
|
||||||
|
.tx_af = GPIO_AF7,
|
||||||
|
.bus = APB1,
|
||||||
|
.irqn = USART2_IRQn,
|
||||||
|
#ifdef UART_USE_DMA
|
||||||
|
.dma_stream = 6,
|
||||||
|
.dma_chan = 4
|
||||||
|
#endif
|
||||||
|
},
|
||||||
|
{
|
||||||
|
.dev = USART3,
|
||||||
|
.rcc_mask = RCC_APB1ENR1_USART3EN,
|
||||||
|
.rx_pin = GPIO_PIN(PORT_C, 11),
|
||||||
|
.tx_pin = GPIO_PIN(PORT_C, 10),
|
||||||
|
.rx_af = GPIO_AF7,
|
||||||
|
.tx_af = GPIO_AF7,
|
||||||
|
.bus = APB1,
|
||||||
|
.irqn = USART3_IRQn,
|
||||||
|
#ifdef UART_USE_DMA
|
||||||
|
.dma_stream = 5,
|
||||||
|
.dma_chan = 4
|
||||||
|
#endif
|
||||||
|
},
|
||||||
|
{
|
||||||
|
.dev = USART1,
|
||||||
|
.rcc_mask = RCC_APB2ENR_USART1EN,
|
||||||
|
.rx_pin = GPIO_PIN(PORT_A, 10),
|
||||||
|
.tx_pin = GPIO_PIN(PORT_A, 9),
|
||||||
|
.rx_af = GPIO_AF7,
|
||||||
|
.tx_af = GPIO_AF7,
|
||||||
|
.bus = APB2,
|
||||||
|
.irqn = USART1_IRQn,
|
||||||
|
#ifdef UART_USE_DMA
|
||||||
|
.dma_stream = 4,
|
||||||
|
.dma_chan = 4
|
||||||
|
#endif
|
||||||
|
}
|
||||||
|
};
|
||||||
|
|
||||||
|
#define UART_0_ISR (isr_usart2)
|
||||||
|
#define UART_1_ISR (isr_usart3)
|
||||||
|
#define UART_2_ISR (isr_usart1)
|
||||||
|
|
||||||
|
#define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0]))
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief PWM configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
static const pwm_conf_t pwm_config[] = {
|
||||||
|
{
|
||||||
|
.dev = TIM2,
|
||||||
|
.rcc_mask = RCC_APB1ENR1_TIM2EN,
|
||||||
|
.chan = { { .pin = GPIO_PIN(PORT_A, 15), .cc_chan = 0},
|
||||||
|
{ .pin = GPIO_PIN(PORT_B, 3), .cc_chan = 1},
|
||||||
|
{ .pin = GPIO_PIN(PORT_B, 10), .cc_chan = 2},
|
||||||
|
{ .pin = GPIO_PIN(PORT_B, 11), .cc_chan = 3} },
|
||||||
|
.af = GPIO_AF1,
|
||||||
|
.bus = APB1
|
||||||
|
},
|
||||||
|
{
|
||||||
|
.dev = TIM3,
|
||||||
|
.rcc_mask = RCC_APB1ENR1_TIM3EN,
|
||||||
|
.chan = { { .pin = GPIO_PIN(PORT_B, 4), .cc_chan = 0 },
|
||||||
|
{ .pin = GPIO_UNDEF, .cc_chan = 0 },
|
||||||
|
{ .pin = GPIO_UNDEF, .cc_chan = 0 },
|
||||||
|
{ .pin = GPIO_UNDEF, .cc_chan = 0 } },
|
||||||
|
.af = GPIO_AF2,
|
||||||
|
.bus = APB1
|
||||||
|
},
|
||||||
|
{
|
||||||
|
.dev = TIM8,
|
||||||
|
.rcc_mask = RCC_APB2ENR_TIM8EN,
|
||||||
|
.chan = { { .pin = GPIO_PIN(PORT_C, 6), .cc_chan = 0},
|
||||||
|
{ .pin = GPIO_PIN(PORT_C, 7), .cc_chan = 1},
|
||||||
|
{ .pin = GPIO_PIN(PORT_C, 8), .cc_chan = 2},
|
||||||
|
{ .pin = GPIO_PIN(PORT_C, 9), .cc_chan = 3} },
|
||||||
|
.af = GPIO_AF3,
|
||||||
|
.bus = APB2
|
||||||
|
}
|
||||||
|
};
|
||||||
|
|
||||||
|
#define PWM_NUMOF (sizeof(pwm_config) / sizeof(pwm_config[0]))
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @name SPI configuration
|
||||||
|
*
|
||||||
|
* @note The spi_divtable is auto-generated from
|
||||||
|
* `cpu/stm32_common/dist/spi_divtable/spi_divtable.c`
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
static const uint8_t spi_divtable[2][5] = {
|
||||||
|
{ /* for APB1 @ 20000000Hz */
|
||||||
|
7, /* -> 78125Hz */
|
||||||
|
5, /* -> 312500Hz */
|
||||||
|
3, /* -> 1250000Hz */
|
||||||
|
1, /* -> 5000000Hz */
|
||||||
|
0 /* -> 10000000Hz */
|
||||||
|
},
|
||||||
|
{ /* for APB2 @ 40000000Hz */
|
||||||
|
7, /* -> 156250Hz */
|
||||||
|
6, /* -> 312500Hz */
|
||||||
|
4, /* -> 1250000Hz */
|
||||||
|
2, /* -> 5000000Hz */
|
||||||
|
1 /* -> 10000000Hz */
|
||||||
|
}
|
||||||
|
};
|
||||||
|
|
||||||
|
static const spi_conf_t spi_config[] = {
|
||||||
|
{
|
||||||
|
.dev = SPI1,
|
||||||
|
.mosi_pin = GPIO_PIN(PORT_A, 7),
|
||||||
|
.miso_pin = GPIO_PIN(PORT_A, 6),
|
||||||
|
.sclk_pin = GPIO_PIN(PORT_A, 5),
|
||||||
|
.cs_pin = GPIO_UNDEF,
|
||||||
|
.af = GPIO_AF0,
|
||||||
|
.rccmask = RCC_APB2ENR_SPI1EN,
|
||||||
|
.apbbus = APB2
|
||||||
|
}
|
||||||
|
};
|
||||||
|
|
||||||
|
#define SPI_NUMOF (sizeof(spi_config) / sizeof(spi_config[0]))
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief ADC configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define ADC_NUMOF (0)
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief DAC configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define DAC_NUMOF (0)
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* PERIPH_CONF_H */
|
||||||
|
/** @} */
|
||||||
@ -38,7 +38,11 @@ void periph_clk_en(bus_t bus, uint32_t mask)
|
|||||||
{
|
{
|
||||||
switch (bus) {
|
switch (bus) {
|
||||||
case APB1:
|
case APB1:
|
||||||
|
#if defined(CPU_FAM_STM32L4)
|
||||||
|
RCC->APB1ENR1 |= mask;
|
||||||
|
#else
|
||||||
RCC->APB1ENR |= mask;
|
RCC->APB1ENR |= mask;
|
||||||
|
#endif
|
||||||
break;
|
break;
|
||||||
case APB2:
|
case APB2:
|
||||||
RCC->APB2ENR |= mask;
|
RCC->APB2ENR |= mask;
|
||||||
@ -55,7 +59,8 @@ void periph_clk_en(bus_t bus, uint32_t mask)
|
|||||||
case AHB:
|
case AHB:
|
||||||
RCC->AHBENR |= mask;
|
RCC->AHBENR |= mask;
|
||||||
break;
|
break;
|
||||||
#elif defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4)
|
#elif defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4) \
|
||||||
|
|| defined(CPU_FAM_STM32L4)
|
||||||
case AHB1:
|
case AHB1:
|
||||||
RCC->AHB1ENR |= mask;
|
RCC->AHB1ENR |= mask;
|
||||||
break;
|
break;
|
||||||
@ -81,7 +86,11 @@ void periph_clk_dis(bus_t bus, uint32_t mask)
|
|||||||
{
|
{
|
||||||
switch (bus) {
|
switch (bus) {
|
||||||
case APB1:
|
case APB1:
|
||||||
|
#if defined(CPU_FAM_STM32L4)
|
||||||
|
RCC->APB1ENR1 &= ~(mask);
|
||||||
|
#else
|
||||||
RCC->APB1ENR &= ~(mask);
|
RCC->APB1ENR &= ~(mask);
|
||||||
|
#endif
|
||||||
break;
|
break;
|
||||||
case APB2:
|
case APB2:
|
||||||
RCC->APB2ENR &= ~(mask);
|
RCC->APB2ENR &= ~(mask);
|
||||||
@ -98,7 +107,8 @@ void periph_clk_dis(bus_t bus, uint32_t mask)
|
|||||||
case AHB:
|
case AHB:
|
||||||
RCC->AHBENR &= ~(mask);
|
RCC->AHBENR &= ~(mask);
|
||||||
break;
|
break;
|
||||||
#elif defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4)
|
#elif defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4) \
|
||||||
|
|| defined(CPU_FAM_STM32L4)
|
||||||
case AHB1:
|
case AHB1:
|
||||||
RCC->AHB1ENR &= ~(mask);
|
RCC->AHB1ENR &= ~(mask);
|
||||||
break;
|
break;
|
||||||
|
|||||||
@ -65,7 +65,8 @@ typedef enum {
|
|||||||
#elif defined(CPU_FAM_STM32L1) || defined(CPU_FAM_STM32F1) \
|
#elif defined(CPU_FAM_STM32L1) || defined(CPU_FAM_STM32F1) \
|
||||||
|| defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32F3)
|
|| defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32F3)
|
||||||
AHB, /**< AHB bus */
|
AHB, /**< AHB bus */
|
||||||
#elif defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4)
|
#elif defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4) \
|
||||||
|
|| defined(CPU_FAM_STM32L4)
|
||||||
AHB1, /**< AHB1 bus */
|
AHB1, /**< AHB1 bus */
|
||||||
AHB2, /**< AHB2 bus */
|
AHB2, /**< AHB2 bus */
|
||||||
AHB3 /**< AHB3 bus */
|
AHB3 /**< AHB3 bus */
|
||||||
|
|||||||
@ -78,6 +78,8 @@ int gpio_init(gpio_t pin, gpio_mode_t mode)
|
|||||||
periph_clk_en(AHB, (RCC_AHBENR_GPIOAEN << _port_num(pin)));
|
periph_clk_en(AHB, (RCC_AHBENR_GPIOAEN << _port_num(pin)));
|
||||||
#elif defined (CPU_FAM_STM32L0)
|
#elif defined (CPU_FAM_STM32L0)
|
||||||
periph_clk_en(IOP, (RCC_IOPENR_GPIOAEN << _port_num(pin)));
|
periph_clk_en(IOP, (RCC_IOPENR_GPIOAEN << _port_num(pin)));
|
||||||
|
#elif defined (CPU_FAM_STM32L4)
|
||||||
|
periph_clk_en(AHB2, (RCC_AHB2ENR_GPIOAEN << _port_num(pin)));
|
||||||
#else
|
#else
|
||||||
periph_clk_en(AHB1, (RCC_AHB1ENR_GPIOAEN << _port_num(pin)));
|
periph_clk_en(AHB1, (RCC_AHB1ENR_GPIOAEN << _port_num(pin)));
|
||||||
#endif
|
#endif
|
||||||
@ -178,6 +180,8 @@ void gpio_init_analog(gpio_t pin)
|
|||||||
periph_clk_en(AHB, (RCC_AHBENR_GPIOAEN << _port_num(pin)));
|
periph_clk_en(AHB, (RCC_AHBENR_GPIOAEN << _port_num(pin)));
|
||||||
#elif defined (CPU_FAM_STM32L0)
|
#elif defined (CPU_FAM_STM32L0)
|
||||||
periph_clk_en(IOP, (RCC_IOPENR_GPIOAEN << _port_num(pin)));
|
periph_clk_en(IOP, (RCC_IOPENR_GPIOAEN << _port_num(pin)));
|
||||||
|
#elif defined (CPU_FAM_STM32L4)
|
||||||
|
periph_clk_en(AHB2, (RCC_AHB2ENR_GPIOAEN << _port_num(pin)));
|
||||||
#else
|
#else
|
||||||
periph_clk_en(AHB1, (RCC_AHB1ENR_GPIOAEN << _port_num(pin)));
|
periph_clk_en(AHB1, (RCC_AHB1ENR_GPIOAEN << _port_num(pin)));
|
||||||
#endif
|
#endif
|
||||||
|
|||||||
@ -123,7 +123,8 @@ void uart_write(uart_t uart, const uint8_t *data, size_t len)
|
|||||||
assert(uart < UART_NUMOF);
|
assert(uart < UART_NUMOF);
|
||||||
|
|
||||||
for (size_t i = 0; i < len; i++) {
|
for (size_t i = 0; i < len; i++) {
|
||||||
#if defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32L0) || defined(CPU_FAM_STM32F3)
|
#if defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32L0) \
|
||||||
|
|| defined(CPU_FAM_STM32F3) || defined(CPU_FAM_STM32L4)
|
||||||
while (!(dev(uart)->ISR & USART_ISR_TXE)) {}
|
while (!(dev(uart)->ISR & USART_ISR_TXE)) {}
|
||||||
dev(uart)->TDR = data[i];
|
dev(uart)->TDR = data[i];
|
||||||
#else
|
#else
|
||||||
@ -134,7 +135,8 @@ void uart_write(uart_t uart, const uint8_t *data, size_t len)
|
|||||||
|
|
||||||
/* make sure the function is synchronous by waiting for the transfer to
|
/* make sure the function is synchronous by waiting for the transfer to
|
||||||
* finish */
|
* finish */
|
||||||
#if defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32L0) || defined(CPU_FAM_STM32F3)
|
#if defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32L0) \
|
||||||
|
|| defined(CPU_FAM_STM32F3) || defined(CPU_FAM_STM32L4)
|
||||||
while (!(dev(uart)->ISR & USART_ISR_TC)) {}
|
while (!(dev(uart)->ISR & USART_ISR_TC)) {}
|
||||||
#else
|
#else
|
||||||
while (!(dev(uart)->SR & USART_SR_TC)) {}
|
while (!(dev(uart)->SR & USART_SR_TC)) {}
|
||||||
@ -155,7 +157,8 @@ void uart_poweroff(uart_t uart)
|
|||||||
|
|
||||||
static inline void irq_handler(uart_t uart)
|
static inline void irq_handler(uart_t uart)
|
||||||
{
|
{
|
||||||
#if defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32L0) || defined(CPU_FAM_STM32F3)
|
#if defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32L0) \
|
||||||
|
|| defined(CPU_FAM_STM32F3) || defined(CPU_FAM_STM32L4)
|
||||||
|
|
||||||
uint32_t status = dev(uart)->ISR;
|
uint32_t status = dev(uart)->ISR;
|
||||||
|
|
||||||
|
|||||||
10
cpu/stm32l4/Makefile
Normal file
10
cpu/stm32l4/Makefile
Normal file
@ -0,0 +1,10 @@
|
|||||||
|
# define the module that is build
|
||||||
|
MODULE = cpu
|
||||||
|
|
||||||
|
# add a list of subdirectories, that should also be build
|
||||||
|
DIRS += periph $(RIOTCPU)/cortexm_common $(RIOTCPU)/stm32_common
|
||||||
|
|
||||||
|
# (file triggers compiler bug. see #5775)
|
||||||
|
SRC_NOLTO += vectors.c
|
||||||
|
|
||||||
|
include $(RIOTBASE)/Makefile.base
|
||||||
5
cpu/stm32l4/Makefile.include
Normal file
5
cpu/stm32l4/Makefile.include
Normal file
@ -0,0 +1,5 @@
|
|||||||
|
export CPU_ARCH = cortex-m4f
|
||||||
|
export CPU_FAM = stm32l4
|
||||||
|
|
||||||
|
include $(RIOTCPU)/stm32_common/Makefile.include
|
||||||
|
include $(RIOTCPU)/Makefile.include.cortexm_common
|
||||||
180
cpu/stm32l4/cpu.c
Normal file
180
cpu/stm32l4/cpu.c
Normal file
@ -0,0 +1,180 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2017 Freie Universität Berlin
|
||||||
|
*
|
||||||
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||||||
|
* General Public License v2.1. See the file LICENSE in the top level
|
||||||
|
* directory for more details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @ingroup cpu_stm32l4
|
||||||
|
* @{
|
||||||
|
*
|
||||||
|
* @file
|
||||||
|
* @brief Implementation of the CPU initialization
|
||||||
|
*
|
||||||
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
||||||
|
* @author Nick van IJzendoorn <nijzendoorn@engineering-spirit.nl>
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <stdint.h>
|
||||||
|
#include "cpu.h"
|
||||||
|
#include "irq.h"
|
||||||
|
#include "periph_conf.h"
|
||||||
|
#include "periph/init.h"
|
||||||
|
|
||||||
|
/* make sure we have all needed information about the clock configuration */
|
||||||
|
#ifndef CLOCK_HSE
|
||||||
|
#error "Please provide CLOCK_HSE in your board's perhip_conf.h"
|
||||||
|
#endif
|
||||||
|
#ifndef CLOCK_LSE
|
||||||
|
#error "Please provide CLOCK_LSE in your board's periph_conf.h"
|
||||||
|
#endif
|
||||||
|
#if !defined(CLOCK_PLL_M) || !defined(CLOCK_PLL_N) || !defined(CLOCK_PLL_R)
|
||||||
|
#error "Please provide the PLL configuration in your board's periph_conf.h"
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @name PLL configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* figure out which input to use */
|
||||||
|
#if (CLOCK_HSE)
|
||||||
|
#define PLL_IN CLOCK_HSE
|
||||||
|
#define PLL_SRC RCC_PLLCFGR_PLLSRC_HSE
|
||||||
|
#else
|
||||||
|
#define PLL_IN (48000000) /* MSI @ 48MHz */
|
||||||
|
#define PLL_SRC RCC_PLLCFGR_PLLSRC_MSI
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**check configuration and get the corresponding bitfields */
|
||||||
|
#if (CLOCK_PLL_M < 1 || CLOCK_PLL_M > 8)
|
||||||
|
#error "PLL configuration: PLL M value is out of range"
|
||||||
|
#endif
|
||||||
|
#define PLL_M ((CLOCK_PLL_M - 1) << RCC_PLLCFGR_PLLM_Pos)
|
||||||
|
|
||||||
|
#if (CLOCK_PLL_N < 8 || CLOCK_PLL_N > 86)
|
||||||
|
#error "PLL configuration: PLL N value is out of range"
|
||||||
|
#endif
|
||||||
|
#define PLL_N (CLOCK_PLL_N << RCC_PLLCFGR_PLLN_Pos)
|
||||||
|
|
||||||
|
#if (CLOCK_PLL_R == 2)
|
||||||
|
#define PLL_R (0)
|
||||||
|
#elif (CLOCK_PLL_R == 4)
|
||||||
|
#define PLL_R (RCC_PLLCFGR_PLLR_0)
|
||||||
|
#elif (CLOCK_PLL_R == 6)
|
||||||
|
#define PLL_R (RCC_PLLCFGR_PLLR_1)
|
||||||
|
#elif (CLOCK_PLL_R == 8)
|
||||||
|
#define PLL_R (RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1)
|
||||||
|
#else
|
||||||
|
#error "PLL configuration: PLL R value is invalid"
|
||||||
|
#endif
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @name Deduct the needed flash wait states from the core clock frequency
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#if (CLOCK_CORECLOCK <= 16000000)
|
||||||
|
#define FLASH_WAITSTATES FLASH_ACR_LATENCY_0WS
|
||||||
|
#elif (CLOCK_CORECLOCK <= 32000000)
|
||||||
|
#define FLASH_WAITSTATES FLASH_ACR_LATENCY_1WS
|
||||||
|
#elif (CLOCK_CORECLOCK <= 48000000)
|
||||||
|
#define FLASH_WAITSTATES FLASH_ACR_LATENCY_2WS
|
||||||
|
#elif (CLOCK_CORECLOCK <= 64000000)
|
||||||
|
#define FLASH_WAITSTATES FLASH_ACR_LATENCY_3WS
|
||||||
|
#else
|
||||||
|
#define FLASH_WAITSTATES FLASH_ACR_LATENCY_4WS
|
||||||
|
#endif
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configure the STM32L4's clock system
|
||||||
|
*
|
||||||
|
* We use the following configuration:
|
||||||
|
* - we always enable the 32kHz low speed clock (LSI or LSE)
|
||||||
|
* - we configure the MSI clock to 48MHz (for USB and RNG) and enable it
|
||||||
|
* - if LSE present, we use it to stabilize the 48MHz MSI clock (MSIPLLEN)
|
||||||
|
* - use either MSI @ 48MHz or HSE (4 to 48MHZ) as base clock
|
||||||
|
* - we use the PLL as main clock provider
|
||||||
|
* - we don't enable any ASI clock
|
||||||
|
*
|
||||||
|
* For the computation of the PLL configuration, see defines above.
|
||||||
|
*/
|
||||||
|
static void cpu_clock_init(void)
|
||||||
|
{
|
||||||
|
/* disable any interrupts. Global interrupts could be enabled if this is
|
||||||
|
* called from some kind of bootloader... */
|
||||||
|
unsigned is = irq_disable();
|
||||||
|
RCC->CIER = 0;
|
||||||
|
|
||||||
|
/* for the duration of the configuration, we fall-back to the maximum number
|
||||||
|
* of flash wait states */
|
||||||
|
FLASH->ACR = (FLASH_ACR_LATENCY_4WS);
|
||||||
|
|
||||||
|
/* reset clock to MSI with 48MHz, disables all other clocks */
|
||||||
|
RCC->CR = (RCC_CR_MSIRANGE_11 | RCC_CR_MSION | RCC_CR_MSIRGSEL);
|
||||||
|
while (!(RCC->CR & RCC_CR_MSIRDY)) {}
|
||||||
|
|
||||||
|
/* use MSI as system clock while we do any further configuration and
|
||||||
|
* configure the AHB and APB clock dividers as configure by the board */
|
||||||
|
RCC->CFGR = (RCC_CFGR_SW_MSI | CLOCK_AHB_DIV |
|
||||||
|
CLOCK_APB1_DIV | CLOCK_APB2_DIV);
|
||||||
|
while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_MSI) {}
|
||||||
|
|
||||||
|
/* configure the low speed clock domain (LSE vs LSI) */
|
||||||
|
#if CLOCK_LSE
|
||||||
|
/* allow write access to backup domain */
|
||||||
|
periph_clk_en(APB1, RCC_APB1ENR1_PWREN);
|
||||||
|
PWR->CR1 |= PWR_CR1_DBP;
|
||||||
|
/* enable LSE */
|
||||||
|
RCC->BDCR = RCC_BDCR_LSEON;
|
||||||
|
while (!(RCC->BDCR & RCC_BDCR_LSERDY)) {}
|
||||||
|
/* disable write access to back domain when done */
|
||||||
|
PWR->CR1 &= ~(PWR_CR1_DBP);
|
||||||
|
periph_clk_dis(APB1, RCC_APB1ENR1_PWREN);
|
||||||
|
|
||||||
|
/* now we can enable the MSI PLL mode */
|
||||||
|
RCC->CR |= RCC_CR_MSIPLLEN;
|
||||||
|
while (!(RCC->CR & RCC_CR_MSIRDY)) {}
|
||||||
|
#else
|
||||||
|
RCC->CSR = RCC_CSR_LSION;
|
||||||
|
while (!(RCC->CSR & RCC_CSR_LSIRDY)) {}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* if configured: enable the HSE clock */
|
||||||
|
#if CLOCK_HSE
|
||||||
|
RCC->CR |= RCC_CR_HSEON;
|
||||||
|
while (!(RCC->CR & RCC_CR_HSERDY)) {}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* next we configure and enable the PLL */
|
||||||
|
RCC->PLLCFGR = (PLL_SRC | PLL_M | PLL_N | PLL_R | RCC_PLLCFGR_PLLREN);
|
||||||
|
RCC->CR |= RCC_CR_PLLON;
|
||||||
|
while (!(RCC->CR & RCC_CR_PLLRDY)) {}
|
||||||
|
|
||||||
|
/* now tell the system to use the PLL as main clock */
|
||||||
|
RCC->CFGR |= RCC_CFGR_SW_PLL;
|
||||||
|
while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_PLL) {}
|
||||||
|
|
||||||
|
/* finally we enable I+D cashes, pre-fetch, and we set the actual number of
|
||||||
|
* needed flash wait states */
|
||||||
|
FLASH->ACR = (FLASH_ACR_ICEN | FLASH_ACR_DCEN |
|
||||||
|
FLASH_ACR_PRFTEN | FLASH_WAITSTATES);
|
||||||
|
|
||||||
|
irq_restore(is);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initialize the CPU, set IRQ priorities
|
||||||
|
*/
|
||||||
|
void cpu_init(void)
|
||||||
|
{
|
||||||
|
/* initialize the Cortex-M core */
|
||||||
|
cortexm_init();
|
||||||
|
/* initialize the clock system */
|
||||||
|
cpu_clock_init();
|
||||||
|
/* trigger static peripheral initialization */
|
||||||
|
periph_init();
|
||||||
|
}
|
||||||
47
cpu/stm32l4/include/cpu_conf.h
Normal file
47
cpu/stm32l4/include/cpu_conf.h
Normal file
@ -0,0 +1,47 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2017 Freie Universität Berlin
|
||||||
|
*
|
||||||
|
* This file is subject to the terms and conditions of the GNU Lesser General
|
||||||
|
* Public License v2.1. See the file LICENSE in the top level directory for more
|
||||||
|
* details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @defgroup cpu_stm32l4 STM32L4
|
||||||
|
* @brief STM32L4 specific code
|
||||||
|
* @ingroup cpu
|
||||||
|
* @{
|
||||||
|
*
|
||||||
|
* @file
|
||||||
|
* @brief Implementation specific CPU configuration options
|
||||||
|
*
|
||||||
|
* @author Hauke Petersen <hauke.pertersen@fu-berlin.de>
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef STM32L4_CPU_CONF_H
|
||||||
|
#define STM32L4_CPU_CONF_H
|
||||||
|
|
||||||
|
#include "cpu_conf_common.h"
|
||||||
|
|
||||||
|
#ifdef CPU_MODEL_STM32L476RG
|
||||||
|
#include "vendor/stm32l476xx.h"
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief ARM Cortex-M specific CPU configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CPU_DEFAULT_IRQ_PRIO (1U)
|
||||||
|
#define CPU_IRQ_NUMOF (82U)
|
||||||
|
/** @} */
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* STM32L4_CPU_CONF_H */
|
||||||
|
/** @} */
|
||||||
81
cpu/stm32l4/include/periph_cpu.h
Normal file
81
cpu/stm32l4/include/periph_cpu.h
Normal file
@ -0,0 +1,81 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2017 Freie Universität Berlin
|
||||||
|
*
|
||||||
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||||||
|
* General Public License v2.1. See the file LICENSE in the top level
|
||||||
|
* directory for more details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @ingroup cpu_stm32l4
|
||||||
|
* @{
|
||||||
|
*
|
||||||
|
* @file
|
||||||
|
* @brief CPU specific definitions for internal peripheral handling
|
||||||
|
*
|
||||||
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
||||||
|
*
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef PERIPH_CPU_H
|
||||||
|
#define PERIPH_CPU_H
|
||||||
|
|
||||||
|
#include "periph_cpu_common.h"
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Available ports
|
||||||
|
*/
|
||||||
|
enum {
|
||||||
|
PORT_A = 0, /**< port A */
|
||||||
|
PORT_B = 1, /**< port B */
|
||||||
|
PORT_C = 2, /**< port C */
|
||||||
|
PORT_D = 3, /**< port D */
|
||||||
|
PORT_E = 4, /**< port E */
|
||||||
|
PORT_F = 5, /**< port F */
|
||||||
|
PORT_G = 6, /**< port G */
|
||||||
|
PORT_H = 7, /**< port H */
|
||||||
|
};
|
||||||
|
|
||||||
|
#ifndef DOXYGEN
|
||||||
|
/**
|
||||||
|
* @brief Override ADC resolution values
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define HAVE_ADC_RES_T
|
||||||
|
typedef enum {
|
||||||
|
ADC_RES_6BIT = (0x3 << 3), /**< ADC resolution: 6 bit */
|
||||||
|
ADC_RES_8BIT = (0x2 << 3), /**< ADC resolution: 8 bit */
|
||||||
|
ADC_RES_10BIT = (0x1 << 3), /**< ADC resolution: 10 bit */
|
||||||
|
ADC_RES_12BIT = (0x0 << 3), /**< ADC resolution: 12 bit */
|
||||||
|
ADC_RES_14BIT = (0xfe), /**< not applicable */
|
||||||
|
ADC_RES_16BIT = (0xff) /**< not applicable */
|
||||||
|
} adc_res_t;
|
||||||
|
/** @} */
|
||||||
|
#endif /* ndef DOXYGEN */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief ADC line configuration values
|
||||||
|
*/
|
||||||
|
typedef struct {
|
||||||
|
gpio_t pin; /**< pin to use */
|
||||||
|
uint8_t chan; /**< internal channel the pin is connected to */
|
||||||
|
} adc_conf_t;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief DAC line configuration data
|
||||||
|
*/
|
||||||
|
typedef struct {
|
||||||
|
gpio_t pin; /**< pin connected to the line */
|
||||||
|
uint8_t chan; /**< DAC device used for this line */
|
||||||
|
} dac_conf_t;
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* PERIPH_CPU_H */
|
||||||
|
/** @} */
|
||||||
18523
cpu/stm32l4/include/vendor/stm32l476xx.h
vendored
Normal file
18523
cpu/stm32l4/include/vendor/stm32l476xx.h
vendored
Normal file
File diff suppressed because it is too large
Load Diff
30
cpu/stm32l4/ldscripts/stm32l476rg.ld
Normal file
30
cpu/stm32l4/ldscripts/stm32l476rg.ld
Normal file
@ -0,0 +1,30 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2017 Freie Universität Berlin
|
||||||
|
*
|
||||||
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||||||
|
* General Public License v2.1. See the file LICENSE in the top level
|
||||||
|
* directory for more details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @addtogroup cpu_stm32l4
|
||||||
|
* @{
|
||||||
|
*
|
||||||
|
* @file
|
||||||
|
* @brief Memory definitions for the STM32L476RG
|
||||||
|
*
|
||||||
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
||||||
|
*
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
MEMORY
|
||||||
|
{
|
||||||
|
rom (rx) : ORIGIN = 0x08000000, LENGTH = 1024K
|
||||||
|
ram (rwx) : ORIGIN = 0x20000000, LENGTH = 128K
|
||||||
|
cpuid (r) : ORIGIN = 0x1ff80050, LENGTH = 12
|
||||||
|
}
|
||||||
|
|
||||||
|
_cpuid_address = ORIGIN(cpuid);
|
||||||
|
|
||||||
|
INCLUDE cortexm_base.ld
|
||||||
5
cpu/stm32l4/periph/Makefile
Normal file
5
cpu/stm32l4/periph/Makefile
Normal file
@ -0,0 +1,5 @@
|
|||||||
|
# define the module name
|
||||||
|
MODULE = periph
|
||||||
|
|
||||||
|
# include RIOTs generic Makefile
|
||||||
|
include $(RIOTBASE)/Makefile.base
|
||||||
220
cpu/stm32l4/vectors.c
Normal file
220
cpu/stm32l4/vectors.c
Normal file
@ -0,0 +1,220 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2017 Freie Universität Berlin
|
||||||
|
*
|
||||||
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||||||
|
* General Public License v2.1. See the file LICENSE in the top level
|
||||||
|
* directory for more details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @ingroup cpu_stm32l4
|
||||||
|
* @{
|
||||||
|
*
|
||||||
|
* @file
|
||||||
|
* @brief Interrupt vector definitions
|
||||||
|
*
|
||||||
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
||||||
|
*
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <stdint.h>
|
||||||
|
#include "vectors_cortexm.h"
|
||||||
|
|
||||||
|
/* get the start of the ISR stack as defined in the linkerscript */
|
||||||
|
extern uint32_t _estack;
|
||||||
|
|
||||||
|
/* define a local dummy handler as it needs to be in the same compilation unit
|
||||||
|
* as the alias definition */
|
||||||
|
void dummy_handler(void) {
|
||||||
|
dummy_handler_default();
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Cortex-M common interrupt vectors */
|
||||||
|
WEAK_DEFAULT void isr_svc(void);
|
||||||
|
WEAK_DEFAULT void isr_pendsv(void);
|
||||||
|
WEAK_DEFAULT void isr_systick(void);
|
||||||
|
/* STM32L4 specific interrupt vectors */
|
||||||
|
WEAK_DEFAULT void isr_wwdg(void);
|
||||||
|
WEAK_DEFAULT void isr_pvd_pvm(void);
|
||||||
|
WEAK_DEFAULT void isr_tamp_stamp(void);
|
||||||
|
WEAK_DEFAULT void isr_rtc_wkup(void);
|
||||||
|
WEAK_DEFAULT void isr_flash(void);
|
||||||
|
WEAK_DEFAULT void isr_rcc(void);
|
||||||
|
WEAK_DEFAULT void isr_exti(void);
|
||||||
|
WEAK_DEFAULT void isr_dma1_channel1(void);
|
||||||
|
WEAK_DEFAULT void isr_dma1_channel2(void);
|
||||||
|
WEAK_DEFAULT void isr_dma1_channel3(void);
|
||||||
|
WEAK_DEFAULT void isr_dma1_channel4(void);
|
||||||
|
WEAK_DEFAULT void isr_dma1_channel5(void);
|
||||||
|
WEAK_DEFAULT void isr_dma1_channel6(void);
|
||||||
|
WEAK_DEFAULT void isr_dma1_channel7(void);
|
||||||
|
WEAK_DEFAULT void isr_adc1_2(void);
|
||||||
|
WEAK_DEFAULT void isr_can1_tx(void);
|
||||||
|
WEAK_DEFAULT void isr_can1_rx0(void);
|
||||||
|
WEAK_DEFAULT void isr_can1_rx1(void);
|
||||||
|
WEAK_DEFAULT void isr_can1_sce(void);
|
||||||
|
WEAK_DEFAULT void isr_tim1_brk_tim15(void);
|
||||||
|
WEAK_DEFAULT void isr_tim1_up_tim16(void);
|
||||||
|
WEAK_DEFAULT void isr_tim1_trg_com_tim17(void);
|
||||||
|
WEAK_DEFAULT void isr_tim1_cc(void);
|
||||||
|
WEAK_DEFAULT void isr_tim2(void);
|
||||||
|
WEAK_DEFAULT void isr_tim3(void);
|
||||||
|
WEAK_DEFAULT void isr_tim4(void);
|
||||||
|
WEAK_DEFAULT void isr_i2c1_ev(void);
|
||||||
|
WEAK_DEFAULT void isr_i2c1_er(void);
|
||||||
|
WEAK_DEFAULT void isr_i2c2_ev(void);
|
||||||
|
WEAK_DEFAULT void isr_i2c2_er(void);
|
||||||
|
WEAK_DEFAULT void isr_spi1(void);
|
||||||
|
WEAK_DEFAULT void isr_spi2(void);
|
||||||
|
WEAK_DEFAULT void isr_usart1(void);
|
||||||
|
WEAK_DEFAULT void isr_usart2(void);
|
||||||
|
WEAK_DEFAULT void isr_usart3(void);
|
||||||
|
WEAK_DEFAULT void isr_rtc_alarm(void);
|
||||||
|
WEAK_DEFAULT void isr_dfsdm1_flt3(void);
|
||||||
|
WEAK_DEFAULT void isr_tim8_brk(void);
|
||||||
|
WEAK_DEFAULT void isr_tim8_up(void);
|
||||||
|
WEAK_DEFAULT void isr_tim8_trg_com(void);
|
||||||
|
WEAK_DEFAULT void isr_tim8_cc(void);
|
||||||
|
WEAK_DEFAULT void isr_adc3(void);
|
||||||
|
WEAK_DEFAULT void isr_fmc(void);
|
||||||
|
WEAK_DEFAULT void isr_sdmmc1(void);
|
||||||
|
WEAK_DEFAULT void isr_tim5(void);
|
||||||
|
WEAK_DEFAULT void isr_spi3(void);
|
||||||
|
WEAK_DEFAULT void isr_uart4(void);
|
||||||
|
WEAK_DEFAULT void isr_uart5(void);
|
||||||
|
WEAK_DEFAULT void isr_tim6_dac(void);
|
||||||
|
WEAK_DEFAULT void isr_tim7(void);
|
||||||
|
WEAK_DEFAULT void isr_dma2_channel1(void);
|
||||||
|
WEAK_DEFAULT void isr_dma2_channel2(void);
|
||||||
|
WEAK_DEFAULT void isr_dma2_channel3(void);
|
||||||
|
WEAK_DEFAULT void isr_dma2_channel4(void);
|
||||||
|
WEAK_DEFAULT void isr_dma2_channel5(void);
|
||||||
|
WEAK_DEFAULT void isr_dfsdm1_flt0(void);
|
||||||
|
WEAK_DEFAULT void isr_dfsdm1_flt1(void);
|
||||||
|
WEAK_DEFAULT void isr_dfsdm1_flt2(void);
|
||||||
|
WEAK_DEFAULT void isr_comp(void);
|
||||||
|
WEAK_DEFAULT void isr_lptim1(void);
|
||||||
|
WEAK_DEFAULT void isr_lptim2(void);
|
||||||
|
WEAK_DEFAULT void isr_otg_fs(void);
|
||||||
|
WEAK_DEFAULT void isr_dma2_channel6(void);
|
||||||
|
WEAK_DEFAULT void isr_dma2_channel7(void);
|
||||||
|
WEAK_DEFAULT void isr_lpuart1(void);
|
||||||
|
WEAK_DEFAULT void isr_quadspi(void);
|
||||||
|
WEAK_DEFAULT void isr_i2c3_ev(void);
|
||||||
|
WEAK_DEFAULT void isr_i2c3_er(void);
|
||||||
|
WEAK_DEFAULT void isr_sai1(void);
|
||||||
|
WEAK_DEFAULT void isr_sai2(void);
|
||||||
|
WEAK_DEFAULT void isr_swpmi1(void);
|
||||||
|
WEAK_DEFAULT void isr_tsc(void);
|
||||||
|
WEAK_DEFAULT void isr_lcd(void);
|
||||||
|
WEAK_DEFAULT void isr_0(void);
|
||||||
|
WEAK_DEFAULT void isr_rng(void);
|
||||||
|
WEAK_DEFAULT void isr_fpu(void);
|
||||||
|
|
||||||
|
/* interrupt vector table */
|
||||||
|
ISR_VECTORS const void *interrupt_vector[] = {
|
||||||
|
/* Exception stack pointer */
|
||||||
|
(void*) (&_estack), /* pointer to the top of the stack */
|
||||||
|
/* Cortex-M4 handlers */
|
||||||
|
(void*) reset_handler_default, /* entry point of the program */
|
||||||
|
(void*) nmi_default, /* non maskable interrupt handler */
|
||||||
|
(void*) hard_fault_default, /* hard fault exception */
|
||||||
|
(void*) mem_manage_default, /* memory manage exception */
|
||||||
|
(void*) bus_fault_default, /* bus fault exception */
|
||||||
|
(void*) usage_fault_default, /* usage fault exception */
|
||||||
|
(void*) (0UL), /* Reserved */
|
||||||
|
(void*) (0UL), /* Reserved */
|
||||||
|
(void*) (0UL), /* Reserved */
|
||||||
|
(void*) (0UL), /* Reserved */
|
||||||
|
(void*) isr_svc, /* system call interrupt, in RIOT used for
|
||||||
|
* switching into thread context on boot */
|
||||||
|
(void*) debug_mon_default, /* debug monitor exception */
|
||||||
|
(void*) (0UL), /* Reserved */
|
||||||
|
(void*) isr_pendsv, /* pendSV interrupt, in RIOT the actual
|
||||||
|
* context switching is happening here */
|
||||||
|
(void*) isr_systick, /* SysTick interrupt, not used in RIOT */
|
||||||
|
/* STM specific peripheral handlers */
|
||||||
|
(void*) isr_wwdg,
|
||||||
|
(void*) isr_pvd_pvm,
|
||||||
|
(void*) isr_tamp_stamp,
|
||||||
|
(void*) isr_rtc_wkup,
|
||||||
|
(void*) isr_flash,
|
||||||
|
(void*) isr_rcc,
|
||||||
|
(void*) isr_exti,
|
||||||
|
(void*) isr_exti,
|
||||||
|
(void*) isr_exti,
|
||||||
|
(void*) isr_exti,
|
||||||
|
(void*) isr_exti,
|
||||||
|
(void*) isr_dma1_channel1,
|
||||||
|
(void*) isr_dma1_channel2,
|
||||||
|
(void*) isr_dma1_channel3,
|
||||||
|
(void*) isr_dma1_channel4,
|
||||||
|
(void*) isr_dma1_channel5,
|
||||||
|
(void*) isr_dma1_channel6,
|
||||||
|
(void*) isr_dma1_channel7,
|
||||||
|
(void*) isr_adc1_2,
|
||||||
|
(void*) isr_can1_tx,
|
||||||
|
(void*) isr_can1_rx0,
|
||||||
|
(void*) isr_can1_rx1,
|
||||||
|
(void*) isr_can1_sce,
|
||||||
|
(void*) isr_exti,
|
||||||
|
(void*) isr_tim1_brk_tim15,
|
||||||
|
(void*) isr_tim1_up_tim16,
|
||||||
|
(void*) isr_tim1_trg_com_tim17,
|
||||||
|
(void*) isr_tim1_cc,
|
||||||
|
(void*) isr_tim2,
|
||||||
|
(void*) isr_tim3,
|
||||||
|
(void*) isr_tim4,
|
||||||
|
(void*) isr_i2c1_ev,
|
||||||
|
(void*) isr_i2c1_er,
|
||||||
|
(void*) isr_i2c2_ev,
|
||||||
|
(void*) isr_i2c2_er,
|
||||||
|
(void*) isr_spi1,
|
||||||
|
(void*) isr_spi2,
|
||||||
|
(void*) isr_usart1,
|
||||||
|
(void*) isr_usart2,
|
||||||
|
(void*) isr_usart3,
|
||||||
|
(void*) isr_exti,
|
||||||
|
(void*) isr_rtc_alarm,
|
||||||
|
(void*) isr_dfsdm1_flt3,
|
||||||
|
(void*) isr_tim8_brk,
|
||||||
|
(void*) isr_tim8_up,
|
||||||
|
(void*) isr_tim8_trg_com,
|
||||||
|
(void*) isr_tim8_cc,
|
||||||
|
(void*) isr_adc3,
|
||||||
|
(void*) isr_fmc,
|
||||||
|
(void*) isr_sdmmc1,
|
||||||
|
(void*) isr_tim5,
|
||||||
|
(void*) isr_spi3,
|
||||||
|
(void*) isr_uart4,
|
||||||
|
(void*) isr_uart5,
|
||||||
|
(void*) isr_tim6_dac,
|
||||||
|
(void*) isr_tim7,
|
||||||
|
(void*) isr_dma2_channel1,
|
||||||
|
(void*) isr_dma2_channel2,
|
||||||
|
(void*) isr_dma2_channel3,
|
||||||
|
(void*) isr_dma2_channel4,
|
||||||
|
(void*) isr_dma2_channel5,
|
||||||
|
(void*) isr_dfsdm1_flt0,
|
||||||
|
(void*) isr_dfsdm1_flt1,
|
||||||
|
(void*) isr_dfsdm1_flt2,
|
||||||
|
(void*) isr_comp,
|
||||||
|
(void*) isr_lptim1,
|
||||||
|
(void*) isr_lptim2,
|
||||||
|
(void*) isr_otg_fs,
|
||||||
|
(void*) isr_dma2_channel6,
|
||||||
|
(void*) isr_dma2_channel7,
|
||||||
|
(void*) isr_lpuart1,
|
||||||
|
(void*) isr_quadspi,
|
||||||
|
(void*) isr_i2c3_ev,
|
||||||
|
(void*) isr_i2c3_er,
|
||||||
|
(void*) isr_sai1,
|
||||||
|
(void*) isr_sai2,
|
||||||
|
(void*) isr_swpmi1,
|
||||||
|
(void*) isr_tsc,
|
||||||
|
(void*) isr_lcd,
|
||||||
|
(void*) (0UL),
|
||||||
|
(void*) isr_rng,
|
||||||
|
(void*) isr_fpu
|
||||||
|
};
|
||||||
@ -30,7 +30,8 @@ ARM_CORTEX_M_BOARDS := airfy-beacon arduino-due arduino-zero cc2538dk ek-lm4f120
|
|||||||
mulle nrf51dongle nrf6310 nucleo144-f429 nucleo144-f446 nucleo32-f031 \
|
mulle nrf51dongle nrf6310 nucleo144-f429 nucleo144-f446 nucleo32-f031 \
|
||||||
nucleo32-f303 nucleo32-l031 nucleo-f030 nucleo-f070 nucleo-f091 \
|
nucleo32-f303 nucleo32-l031 nucleo-f030 nucleo-f070 nucleo-f091 \
|
||||||
nucleo-f302 nucleo-f303 nucleo-f334 nucleo-f401 nucleo-f410 nucleo-f411 \
|
nucleo-f302 nucleo-f303 nucleo-f334 nucleo-f401 nucleo-f410 nucleo-f411 \
|
||||||
nucleo-l053 nucleo-l073 nucleo-l1 opencm904 openmote-cc2538 pba-d-01-kw2x \
|
nucleo-l053 nucleo-l073 nucleo-l1 nucleo-l476 \
|
||||||
|
opencm904 openmote-cc2538 pba-d-01-kw2x \
|
||||||
pca10000 pca10005 remote saml21-xpro samr21-xpro slwstk6220a sodaq-autonomo \
|
pca10000 pca10005 remote saml21-xpro samr21-xpro slwstk6220a sodaq-autonomo \
|
||||||
spark-core stm32f0discovery stm32f3discovery stm32f4discovery \
|
spark-core stm32f0discovery stm32f3discovery stm32f4discovery \
|
||||||
udoo weio yunjia-nrf51822
|
udoo weio yunjia-nrf51822
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user