riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Merge pull request #7394 from gebart/pr/kinetis-periph-docs

Browse Source 
kinetis: Update Doxygen
This commit is contained in:
Martine Lenders 2017-07-29 11:29:32 +02:00 committed by GitHub
commit 3686b2cba5
4 changed files with 144 additions and 154 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cpu/k22f/include/cpu_conf.h
View File

@ -7,10 +7,10 @@
*/ */
/** /**
* @defgroup cpu_k22f NXP Kinetis K22F MCU * @defgroup cpu_k22f NXP Kinetis K22F
* @ingroup cpu * @ingroup cpu
* @brief CPU specific implementations for the NXP Kinetis K22F * @brief CPU specific implementations for the NXP Kinetis K22F
* Cortex-M4 MCU. * Cortex-M4 MCU
* @{ * @{
* *
* @file * @file

6
cpu/k64f/include/cpu_conf.h
View File

@ -8,10 +8,10 @@
*/ */
/** /**
* @defgroup cpu_k64f Freescale K64F MCU * @defgroup cpu_k64f NXP Kinetis K64F
* @ingroup cpu * @ingroup cpu
* @brief CPU specific implementations for the Freescale K64F * @brief CPU specific implementations for the NXP Kinetis K64F
* Kinetis Cortex-M4 MCU. * Cortex-M4 MCU
* @{ * @{
* *
* @file * @file

278
cpu/kinetis_common/doc.txt
View File

@ -1,65 +1,56 @@
/** /**
* @defgroup cpu_kinetis_common Freescale Kinetis MCU * @defgroup cpu_kinetis_common NXP Kinetis MCU
* @ingroup cpu * @ingroup cpu
* @brief Common Drivers for Freescale Kinetis MCUs * @brief NXP Kinetis CPU peripheral drivers
*/ */
/** /**
* @defgroup cpu_kinetis_common_adc Kinetis ADC * @defgroup cpu_kinetis_common_adc Kinetis ADC
* @ingroup cpu_kinetis_common * @ingroup cpu_kinetis_common
* @brief ADC driver. * @brief ADC driver
* *
* ### ADC Configuration Example (for periph_conf.h) ### *             ### ADC configuration example (for periph_conf.h) ###
* *
* #define ADC_NUMOF (1U) * static const adc_conf_t adc_config[] = {
* #define ADC_0_EN 1 * { .dev = ADC0, .pin = GPIO_UNDEF , .chan = 0 }, // ADC0_DP0
* #define ADC_MAX_CHANNELS 1 * { .dev = ADC0, .pin = GPIO_UNDEF , .chan = 19 }, // ADC0_DM0
* * { .dev = ADC1, .pin = GPIO_UNDEF , .chan = 0 }, // ADC1_DP0
* // ADC 0 configuration * { .dev = ADC1, .pin = GPIO_UNDEF , .chan = 19 }, // ADC1_DM0
* #define ADC_0_DEV ADC0 * { .dev = ADC0, .pin = GPIO_PIN(PORT_B, 0), .chan = 8 }, // PTB0
* #define ADC_0_MODULE_CLOCK CLOCK_CORECLOCK * { .dev = ADC0, .pin = GPIO_PIN(PORT_B, 1), .chan = 9 }, // PTB1
* #define ADC_0_CHANNELS 1 * { .dev = ADC0, .pin = GPIO_PIN(PORT_C, 1), .chan = 15 }, // PTC1
* #define ADC_0_CLKEN() (SIM->SCGC6 |= (SIM_SCGC6_ADC0_MASK)) * { .dev = ADC0, .pin = GPIO_PIN(PORT_C, 2), .chan = 4 }, // PTC2
* #define ADC_0_CLKDIS() (SIM->SCGC6 &= ~(SIM_SCGC6_ADC0_MASK)) * };
* #define ADC_0_PORT_CLKEN() (SIM->SCGC5 |= (SIM_SCGC5_PORTE_MASK)) * #define ADC_NUMOF (sizeof(adc_config) / sizeof(adc_config[0]))
*
* #define ADC_0_CH5 11
* #define ADC_0_CH5_PIN 1
* #define ADC_0_CH5_PIN_AF 0
* #define ADC_0_CH5_PORT PORTE
*/ */
/** /**
* @defgroup cpu_kinetis_common_cpuid Kinetis CPUID * @defgroup cpu_kinetis_common_cpuid Kinetis CPUID
* @ingroup cpu_kinetis_common * @ingroup cpu_kinetis_common
* @brief CPUID driver. * @brief CPUID driver
*
* No configuration is necessary.
*/ */
/** /**
* @defgroup cpu_kinetis_common_gpio Kinetis GPIO * @defgroup cpu_kinetis_common_gpio Kinetis GPIO
* @ingroup cpu_kinetis_common * @ingroup cpu_kinetis_common
* @brief GPIO driver. * @brief GPIO driver
* *
* ### GPIO Configuration Example (for periph_conf.h) ### * The GPIO driver uses the @ref GPIO_PIN(port, pin) macro to declare pins.
* *
* #define GPIO_NUMOF 1 *             ### GPIO configuration example (for periph_conf.h) ###
* #define GPIO_0_EN 0 *
* #define GPIO_IRQ_PRIO 1 * #define GPIO_IRQ_PRIO CPU_DEFAULT_IRQ_PRIO
* #define ISR_PORT_D isr_portd
* *
* #define GPIO_22_DEV GPIOD
* #define GPIO_22_PORT PORTD
* #define GPIO_22_PIN 1
* #define GPIO_22_CLKEN() (SIM->SCGC5 |= (SIM_SCGC5_PORTD_MASK))
* #define GPIO_22_IRQ PORTD_IRQn
*/ */
/** /**
* @defgroup cpu_kinetis_common_i2c Kinetis I2C * @defgroup cpu_kinetis_common_i2c Kinetis I2C
* @ingroup cpu_kinetis_common * @ingroup cpu_kinetis_common
* @brief I2C driver. * @brief I2C driver
* *
* ### I2C Configuration Example (for periph_conf.h) ### *             ### I2C configuration example (for periph_conf.h) ###
* *
* #define I2C_NUMOF (1U) * #define I2C_NUMOF (1U)
* #define I2C_CLK (48e6) * #define I2C_CLK (48e6)
@ -97,9 +88,9 @@
/** /**
* @defgroup cpu_kinetis_common_pwm Kinetis PWM * @defgroup cpu_kinetis_common_pwm Kinetis PWM
* @ingroup cpu_kinetis_common * @ingroup cpu_kinetis_common
* @brief PWM driver. * @brief PWM driver
* *
* ### PWM Configuration Example (for periph_conf.h) ### *             ### PWM configuration example (for periph_conf.h) ###
* *
* #define PWM_NUMOF (1U) * #define PWM_NUMOF (1U)
* #define PWM_0_EN 1 * #define PWM_0_EN 1
@ -132,7 +123,7 @@
* looks random. Reference Manual recommends to use the RNGA as entropy * looks random. Reference Manual recommends to use the RNGA as entropy
* source. * source.
* *
* ### RNGA Configuration Example (for periph_conf.h) ### *             ### RNGA configuration example (for periph_conf.h) ###
* *
* #define RANDOM_NUMOF (1U) * #define RANDOM_NUMOF (1U)
* #define KINETIS_RNGA RNG * #define KINETIS_RNGA RNG
@ -148,7 +139,7 @@
* looks random. Reference Manual recommends to use the RNGB as entropy * looks random. Reference Manual recommends to use the RNGB as entropy
* source. * source.
* *
* ### RNGB Configuration Example (for periph_conf.h) ### *             ### RNGB configuration example (for periph_conf.h) ###
* *
* #define RANDOM_NUMOF (1U) * #define RANDOM_NUMOF (1U)
* #define KINETIS_RNGB RNG * #define KINETIS_RNGB RNG
@ -161,7 +152,7 @@
* @ingroup cpu_kinetis_common * @ingroup cpu_kinetis_common
* @brief RTC is clocked by a 32.768 kHz clock. * @brief RTC is clocked by a 32.768 kHz clock.
* Please note the manual of your MCU or SiP for the * Please note the manual of your MCU or SiP for the
* clock setting for the RTC module. After initilization * clock setting for the RTC module. After initialization
* Time Seconds Register (TSR) increments once a second. * Time Seconds Register (TSR) increments once a second.
* The TSR (also TAR) value will be converted to the stuct tm * The TSR (also TAR) value will be converted to the stuct tm
* and back with the help of stdlib functions that are * and back with the help of stdlib functions that are
@ -169,13 +160,14 @@
* The driver supports alarm, it is stored in the * The driver supports alarm, it is stored in the
* Time Alarm Registers (TAR) and the unit is seconds. * Time Alarm Registers (TAR) and the unit is seconds.
* *
* ### RTC Configuration Example (for periph_conf.h) ### *             ### RTC configuration example (for periph_conf.h) ###
* *
* #define RTC_NUMOF (1U) * #define RTC_NUMOF (1U)
* #define RTC_DEV RTC * #define RTC_DEV RTC
* #define RTC_UNLOCK() (SIM->SCGC6 |= (SIM_SCGC6_RTC_MASK)) * #define RTC_UNLOCK() (SIM->SCGC6 |= (SIM_SCGC6_RTC_MASK))
* *
* Optional settings: * Optional settings to configure internal load capacitors (see
* reference manual):
* *
* #define RTC_LOAD_CAP_BITS 0 * #define RTC_LOAD_CAP_BITS 0
*/ */
@ -185,126 +177,120 @@
* @ingroup cpu_kinetis_common * @ingroup cpu_kinetis_common
* @brief Kinetis SPI driver for MCUs with Cortex-M4 core. * @brief Kinetis SPI driver for MCUs with Cortex-M4 core.
* *
* If necessary, it is possible to define two RIOT SPI buses for * The SPI baud rate and other timings are generated from the bus
* each Kinetis hardware SPI module by specifying different CTAS * clock via prescalers, the hardware module allows for very
* (timing register number) for the two buses. It is then possible to * detailed timing configuration, but a tool exists to generate a
* initialize the two RIOT SPI buses with different baud rates or * standard timing configuration for any given module clock frequency.
* polarity settings. * The timing configuration tool is found in
* * cpu/kinetis_common/dist/calc_spi_scalers
* SPI_x_INDEX should be set to the index on the hardware module
* used (SPI0 => 0, SPI1 => 1 etc). spi_acquire and spi_release will
* share the same lock for all SPI buses defined with the same
* SPI_x_INDEX.
* *
* Finer tuning of timings than the RIOT SPI API is capable of is * Finer tuning of timings than the RIOT SPI API is capable of is
* supported by setting macros SPI_0_TCSC_FREQ, SPI_0_TASC_FREQ, * supported by modifying the generated configuration. See the
* SPI_0_TDT_FREQ. These macros define the desired maximum frequency * reference manual for your Kinetis CPU (Chapter: "SPI module,
* of the t<SUB>CSC</SUB>, t<SUB>ASC</SUB>, and t<SUB>DT</SUB> SPI * Functional description, Module baud rate and clock delay
* timings (i.e. reciprocal of time). See the reference manual for * generation") for a description of each delay.
* your Kinetis CPU (Chapter: "SPI module, Functional description,
* Module baud rate and clock delay generation") for a description of
* each delay. Set to 0 or leave unset to default to using the same
* delay timing as the baudrate.
* *
* ### SPI Configuration Example (for periph_conf.h): ### * The SPI driver supports using GPIO pins for chip select, as an
* alternative to using hardware chip select.
* The pins specified in spi_config[x].pin_cs[y] are the hardware
* chip select pins, designated SPIx_PCSy in the hardware reference
* documentation. These pins can not be chosen arbitrarily but must
* be selected from the pins which support the SPIx_PCSy function
* in the pin multiplexing table found in the reference manual.
* *
* // SPI 0 device config * To use a hardware controlled chip select pin, use the SPI_HWCS
* #define SPI_0_DEV SPI0 * macro instead of GPIO_PIN when calling spi_acquire() in the
* #define SPI_0_INDEX 0 * device driver.
* #define SPI_0_CTAS 0 * Software managed CS signals can use any GPIO pin, at the cost of
* #define SPI_0_CLKEN() (SIM->SCGC6 |= (SIM_SCGC6_SPI0_MASK)) * extra delays in the transfer because of the additional overhead
* #define SPI_0_CLKDIS() (SIM->SCGC6 &= ~(SIM_SCGC6_SPI0_MASK)) * of calling gpio_set/clear at every transfer.
* #define SPI_0_IRQ SPI0_IRQn
* #define SPI_0_IRQ_HANDLER isr_spi0
* #define SPI_0_FREQ (48e6)
* *
* // SPI 0 pin configuration *             ### SPI configuration example (for periph_conf.h): ###
* #define SPI_0_SCK_PORT PORTC
* #define SPI_0_SOUT_PORT PORTC
* #define SPI_0_SIN_PORT PORTC
* #define SPI_0_PCS0_PORT PORTC
* *
* #define SPI_0_SCK_PORT_CLKEN() (SIM->SCGC5 |= (SIM_SCGC5_PORTC_MASK)) * static const uint32_t spi_clk_config[] = {
* #define SPI_0_SOUT_PORT_CLKEN() (SIM->SCGC5 |= (SIM_SCGC5_PORTC_MASK)) * // Use cpu/kinetis_common/dist/calc_spi_scalers to
* #define SPI_0_SIN_PORT_CLKEN() (SIM->SCGC5 |= (SIM_SCGC5_PORTC_MASK)) * // generate the timing configuration
* #define SPI_0_PCS0_PORT_CLKEN() (SIM->SCGC5 |= (SIM_SCGC5_PORTC_MASK)) * };
* *
* #define SPI_0_SCK_AF 2 * static const spi_conf_t spi_config[] = {
* #define SPI_0_SOUT_AF 2 * {
* #define SPI_0_SIN_AF 2 * .dev = SPI0,
* #define SPI_0_PCS0_AF 2 * .pin_miso = GPIO_PIN(PORT_D, 3),
* .pin_mosi = GPIO_PIN(PORT_D, 2),
* .pin_clk = GPIO_PIN(PORT_D, 1),
* .pin_cs = {
* GPIO_PIN(PORT_D, 0),
* GPIO_PIN(PORT_D, 4),
* GPIO_PIN(PORT_D, 5),
* GPIO_PIN(PORT_D, 6),
* GPIO_UNDEF
* },
* .pcr = GPIO_AF_2,
* .simmask = SIM_SCGC6_SPI0_MASK
* },
* {
* .dev = SPI1,
* .pin_miso = GPIO_PIN(PORT_E, 3),
* .pin_mosi = GPIO_PIN(PORT_E, 1),
* .pin_clk = GPIO_PIN(PORT_E, 2),
* .pin_cs = {
* GPIO_PIN(PORT_E, 4),
* GPIO_UNDEF,
* GPIO_UNDEF,
* GPIO_UNDEF,
* GPIO_UNDEF
* },
* .pcr = GPIO_AF_2,
* .simmask = SIM_SCGC6_SPI1_MASK
* }
* };
* *
* #define SPI_0_PCS0_PIN 4 * #define SPI_NUMOF (sizeof(spi_config) / sizeof(spi_config[0]))
* #define SPI_0_SCK_PIN 5
* #define SPI_0_SOUT_PIN 6
* #define SPI_0_SIN_PIN 7
*
* #define SPI_0_PCS0_ACTIVE_LOW 1
*
* Alternative Configuration Example:
*
* // SPI 0 device config
* #define SPI_0_DEV SPI0
* #define SPI_0_INDEX 0
* #define SPI_0_CTAS 0
* #define SPI_0_CLKEN() (SIM->SCGC6 |= (SIM_SCGC6_SPI0_MASK))
* #define SPI_0_CLKDIS() (SIM->SCGC6 &= ~(SIM_SCGC6_SPI0_MASK))
* #define SPI_0_IRQ SPI0_IRQn
* #define SPI_0_IRQ_HANDLER isr_spi0
* #define SPI_0_FREQ (48e6)
*
* // SPI 0 pin configuration
* #define SPI_0_PORT PORTC
* #define SPI_0_PORT_CLKEN() (SIM->SCGC5 |= (SIM_SCGC5_PORTC_MASK))
* #define SPI_0_AF 2
*
* #define SPI_0_PCS0_PIN 4
* #define SPI_0_SCK_PIN 5
* #define SPI_0_SOUT_PIN 6
* #define SPI_0_SIN_PIN 7
*
* #define SPI_0_PCS0_ACTIVE_LOW 1
*
* It is possible to use the hardware CS, currently only for the PCS0:
*
* #define KINETIS_SPI_USE_HW_CS 1
*/ */
/** /**
* @defgroup cpu_kinetis_common_timer Kinetis Timer * @defgroup cpu_kinetis_common_timer Kinetis Timer
* @ingroup cpu_kinetis_common * @ingroup cpu_kinetis_common
* @brief Periodic Interrupt Timer (PIT) driver. * @brief Periodic Interrupt Timer (PIT) and Low-Power Timer (LPTMR) driver.
* Implementation of riot-os low level timer interface *
* for the Kinetis Periodic Interrupt Timer.
* The PIT is a count down timer, in order to use it with riot-os * The PIT is a count down timer, in order to use it with riot-os
* a count up timer will be simulated. The PIT has four channels, * a count up timer will be simulated. The PIT has four channels,
* each two channels are cascaded. The n-1 channel is a prescaler * each two channels are cascaded. The n-1 channel is a prescaler
* and the n channel a down counter. In standard configuration * and the n channel a down counter. In standard configuration
* with four channels, two simulated count up timer are possible. * with four channels, two simulated count up timer are possible.
* *
* ### Timer configuration Example (for periph_conf.h) ### * To counteract the effects of the asynchronous operation of the
* LPTMR, this driver uses the RTT as a time base which the LPTMR
* is referenced against. This method reduces the timing jitter
* caused by mixing the clock domains of the bus clock used by the
* CPU and the 32kHz reference clock for the LPTMR counter.
* *
* #define TIMER_NUMOF (1U) *             ### Timer configuration example (for periph_conf.h) ###
* #define TIMER_0_EN 1
* #define TIMER_1_EN 0
* #define TIMER_IRQ_PRIO 1
* #define TIMER_BASE PIT
* #define TIMER_MAX_VALUE (0xffffffff)
* #define TIMER_CLOCK CLOCK_CORECLOCK
* #define TIMER_CLKEN() (SIM->SCGC6 |= (SIM_SCGC6_PIT_MASK))
* *
* // Timer 0 configuration * #define PIT_NUMOF (2U)
* #define TIMER_0_PRESCALER_CH 0 * #define PIT_CONFIG { \
* #define TIMER_0_COUNTER_CH 1 * { \
* #define TIMER_0_ISR isr_pit1 * .prescaler_ch = 0, \
* #define TIMER_0_IRQ_CHAN PIT1_IRQn * .count_ch = 1, \
* * }, \
* // Timer 1 configuration * { \
* #define TIMER_1_PRESCALER_CH 2 * .prescaler_ch = 2, \
* #define TIMER_1_COUNTER_CH 3 * .count_ch = 3, \
* #define TIMER_1_ISR isr_pit3 * }, \
* #define TIMER_1_IRQ_CHAN PIT3_IRQn * }
* #define LPTMR_NUMOF (1U)
* #define LPTMR_CONFIG { \
* { \
* .dev = LPTMR0, \
* .irqn = LPTMR0_IRQn, \
* } \
* }
* #define TIMER_NUMOF ((PIT_NUMOF) + (LPTMR_NUMOF))
* *
* #define PIT_BASECLOCK (CLOCK_BUSCLOCK)
* #define PIT_ISR_0 isr_pit1
* #define PIT_ISR_1 isr_pit3
* #define LPTMR_ISR_0 isr_lptmr0
*/ */
/** /**
@ -318,33 +304,33 @@
* using the BRFA field in the UART C4 register. * using the BRFA field in the UART C4 register.
* Currently, only the base TX/RX functionality is available. * Currently, only the base TX/RX functionality is available.
* *
* ### UART configuration Example (for periph_conf.h) ### *             ### UART configuration example (for periph_conf.h) ###
* *
* static const uart_conf_t uart_config[] = { * static const uart_conf_t uart_config[] = {
* { * {
* .dev = UART0, * .dev = UART0,
* .clken = (volatile uint32_t*)(BITBAND_REGADDR(SIM->SCGC4, SIM_SCGC4_UART0_SHIFT)),
* .freq = CLOCK_CORECLOCK, * .freq = CLOCK_CORECLOCK,
* .pin_rx = GPIO_PIN(PORT_A, 14), * .pin_rx = GPIO_PIN(PORT_A, 14),
* .pin_tx = GPIO_PIN(PORT_A, 15), * .pin_tx = GPIO_PIN(PORT_A, 15),
* .pcr_rx = PORT_PCR_MUX(3), * .pcr_rx = PORT_PCR_MUX(3),
* .pcr_tx = PORT_PCR_MUX(3), * .pcr_tx = PORT_PCR_MUX(3),
* .irqn = UART0_RX_TX_IRQn, * .irqn = UART0_RX_TX_IRQn,
* .scgc_addr = &SIM->SCGC4,
* .scgc_bit = SIM_SCGC4_UART0_SHIFT,
* .mode = UART_MODE_8N1,
* }, * },
* { * {
* .dev = UART1, * .dev = UART1,
* .clken = (volatile uint32_t*)(BITBAND_REGADDR(SIM->SCGC4, SIM_SCGC4_UART1_SHIFT)),
* .freq = CLOCK_CORECLOCK, * .freq = CLOCK_CORECLOCK,
* .pin_rx = GPIO_PIN(PORT_C, 3), * .pin_rx = GPIO_PIN(PORT_C, 3),
* .pin_tx = GPIO_PIN(PORT_C, 4), * .pin_tx = GPIO_PIN(PORT_C, 4),
* .pcr_rx = PORT_PCR_MUX(3), * .pcr_rx = PORT_PCR_MUX(3),
* .pcr_tx = PORT_PCR_MUX(3), * .pcr_tx = PORT_PCR_MUX(3),
* .irqn = UART1_RX_TX_IRQn, * .irqn = UART1_RX_TX_IRQn,
* .scgc_addr = &SIM->SCGC4,
* .scgc_bit = SIM_SCGC4_UART1_SHIFT,
* .mode = UART_MODE_8N1,
* }, * },
* }; * };
* #define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0])) * #define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0]))
*
* Optional settings:
*
* #define KINETIS_UART_ADVANCED 1
*/ */

10
cpu/kw2xd/include/cpu_conf.h
View File

@ -8,11 +8,15 @@
*/ */
/** /**
* @defgroup cpu_kw2xd KW2xD SiP * @defgroup cpu_kw2xd NXP Kinetis KW2xD
* @ingroup cpu * @ingroup cpu
* @brief CPU specific implementations for the NXP/Freescale KW2xD SiP. * @brief CPU specific implementations for the NXP Kinetis KW2xD SiP
* The SiP incorporates a low power 2.4 GHz transceiver and a *
* The SiP incorporates a low power 2.4 GHz transceiver, and a
* Kinetis Cortex-M4 MCU. * Kinetis Cortex-M4 MCU.
*
* From the register map and functional description it seems
* like the transceiver is a close relative of the NXP MCR20A.
* @{ * @{
* *
* @file * @file