riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

cpu/atmega_common/periph/uart.c: uncrustified

Browse Source
This commit is contained in:
Josarn 2018-06-08 17:53:43 +02:00
parent 0e491861af
commit 40c1839a8c
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
cpu/atmega_common/periph/uart.c
View File

@ -35,7 +35,6 @@
#include "periph/uart.h" #include "periph/uart.h"
/** /**
* @brief Maximum percentage error in calculated baud before switching to * @brief Maximum percentage error in calculated baud before switching to
* double speed transmission (U2X) * double speed transmission (U2X)
@ -90,6 +89,7 @@ static void _update_brr(uart_t uart, uint16_t brr, bool double_speed)
static void _set_brr(uart_t uart, uint32_t baudrate) static void _set_brr(uart_t uart, uint32_t baudrate)
{ {
uint16_t brr; uint16_t brr;
#if defined(UART_STDIO_BAUDRATE) #if defined(UART_STDIO_BAUDRATE)
/* UBRR_VALUE and USE_2X are statically computed from <util/setbaud.h> */ /* UBRR_VALUE and USE_2X are statically computed from <util/setbaud.h> */
if (baudrate == UART_STDIO_BAUDRATE) { if (baudrate == UART_STDIO_BAUDRATE) {
@ -115,7 +115,7 @@ int uart_init(uart_t uart, uint32_t baudrate, uart_rx_cb_t rx_cb, void *arg)
/* register interrupt context */ /* register interrupt context */
isr_ctx[uart].rx_cb = rx_cb; isr_ctx[uart].rx_cb = rx_cb;
isr_ctx[uart].arg = arg; isr_ctx[uart].arg = arg;
/* disable and reset UART */ /* disable and reset UART */
dev[uart]->CSRB = 0; dev[uart]->CSRB = 0;
@ -134,14 +134,13 @@ int uart_init(uart_t uart, uint32_t baudrate, uart_rx_cb_t rx_cb, void *arg)
dev[uart]->CSRB = (1 << TXEN0); dev[uart]->CSRB = (1 << TXEN0);
} }
return UART_OK; return UART_OK;
} }
void uart_write(uart_t uart, const uint8_t *data, size_t len) void uart_write(uart_t uart, const uint8_t *data, size_t len)
{ {
for (size_t i = 0; i < len; i++) { for (size_t i = 0; i < len; i++) {
while (!(dev[uart]->CSRA & (1 << UDRE0))) {}; while (!(dev[uart]->CSRA & (1 << UDRE0))) {}
dev[uart]->DR = data[i]; dev[uart]->DR = data[i];
} }
} }