riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Merge pull request #15349 from kaspar030/work_around_sam3_timer_issue

Browse Source 
cpu/sam3/periph/timer: fix trigger of cleared timer
This commit is contained in:
Koen Zandberg 2020-10-30 15:15:18 +01:00 committed by GitHub
commit 4c289f49b0
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 15 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
cpu/sam3/include/periph_cpu.h
View File

@ -66,9 +66,14 @@ typedef uint32_t gpio_t;
#define TIMER_MAX_VAL (0xffffffff)
/**
* @brief We use 3 channels for each defined timer
* @brief We use one channel for each defined timer
*
* While the peripheral provides three channels, the current interrupt
* flag handling leads to a race condition where calling timer_clear() on one
* channel can disable a pending flag for other channels.
* Until resolved, limit the peripheral to only one channel.
*/
#define TIMER_CHANNEL_NUMOF (3)
#define TIMER_CHANNEL_NUMOF (1)
/**
* @brief The RTT width is fixed to 32-bit

8
cpu/sam3/periph/timer.c
View File

@ -128,6 +128,14 @@ int timer_set_absolute(tim_t tim, int channel, unsigned int value)
return -1;
}
(&dev(tim)->TC_CHANNEL[0].TC_RA)[channel] = value;
/* read TC status register to clear any possibly pending
* ISR flag (that has not been served yet).
* timer_clear() disables the interrupt, but does not clear the flags.
* if we don't clear them here, re-enabling the interrupt below
* can trigger for the previously disabled timer. */
(void)dev(tim)->TC_CHANNEL[0].TC_SR;
dev(tim)->TC_CHANNEL[0].TC_IER = (TC_IER_CPAS << channel);
return 0;