board/hifive1: minor changes for FE310_G000 CPU
Minor changes to support both HiFive1 and HiFive1B boards and their respective CPUs
This commit is contained in:
parent
97d1dc0821
commit
6391913a15
@ -1,6 +1,6 @@
|
|||||||
# define the cpu used by the HiFive1 board
|
# define the cpu used by the HiFive1 board
|
||||||
export CPU = fe310
|
export CPU = fe310
|
||||||
export CPU_MODEL = fe310
|
export CPU_MODEL = fe310_g000
|
||||||
|
|
||||||
# Uses UART0 for stdio input/output (comment out to disable)
|
# Uses UART0 for stdio input/output (comment out to disable)
|
||||||
USEMODULE += stdio_uart
|
USEMODULE += stdio_uart
|
||||||
|
|||||||
@ -7,7 +7,7 @@
|
|||||||
*/
|
*/
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @ingroup boards_hifive
|
* @ingroup boards_hifive1
|
||||||
* @{
|
* @{
|
||||||
*
|
*
|
||||||
* @file
|
* @file
|
||||||
|
|||||||
@ -7,7 +7,7 @@
|
|||||||
*/
|
*/
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @defgroup boards_hifive SiFive HiFive1 RISC-V board
|
* @defgroup boards_hifive1 SiFive HiFive1 RISC-V board
|
||||||
* @ingroup boards
|
* @ingroup boards
|
||||||
* @brief Support for the SiFive HiFive1 RISC-V board
|
* @brief Support for the SiFive HiFive1 RISC-V board
|
||||||
* @{
|
* @{
|
||||||
|
|||||||
@ -7,7 +7,7 @@
|
|||||||
*/
|
*/
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @ingroup boards_hifive
|
* @ingroup boards_hifive1
|
||||||
* @{
|
* @{
|
||||||
*
|
*
|
||||||
* @file
|
* @file
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user