riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Merge pull request #12437 from kaspar030/add_stmf7_spi_divs

Browse Source 
boards/stm32: add 54MHz and 108MHz SPI divtable entries
This commit is contained in:
Alexandre Abadie 2019-10-13 21:28:27 +02:00 committed by GitHub
commit 6d53bb33cb
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
boards/common/stm32/include/cfg_spi_divtable.h
View File

@ -237,6 +237,8 @@ static const uint8_t spi_divtable[2][5] = {
CFG_SPIDIV_96
#elif (CLOCK_APB1 == 100000000)
CFG_SPIDIV_100
#elif (CLOCK_APB1 == 108000000)
CFG_SPIDIV_108
#else
#error "CFG_SPI_DIVTABLE: no prescalers for selected APB1 bus clock defined"
#endif
@ -259,6 +261,8 @@ static const uint8_t spi_divtable[2][5] = {
CFG_SPIDIV_48
#elif (CLOCK_APB2 == 50000000)
CFG_SPIDIV_50
#elif (CLOCK_APB2 == 54000000)
CFG_SPIDIV_54
#elif (CLOCK_APB2 == 72000000)
CFG_SPIDIV_72
#elif (CLOCK_APB2 == 60000000)