riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Merge pull request #15900 from benpicco/cpu/stm32f1-gpio_test_and_clear

Browse Source 
cpu/stm32: GPIO/f1: use bitarithm_test_and_clear()
This commit is contained in:
benpicco 2021-02-17 15:32:39 +01:00 committed by GitHub
commit 77035d6df3
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 12 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
cpu/stm32/periph/gpio_f1.c
View File

@ -22,6 +22,7 @@
#include "cpu.h"
#include "board.h"
#include "bitarithm.h"
#include "periph/gpio.h"
#include "periph_cpu.h"
#include "periph_conf.h"
@ -40,6 +41,7 @@
* @brief Number of available external interrupt lines
*/
#define GPIO_ISR_CHAN_NUMOF (16U)
#define GPIO_ISR_CHAN_MASK (0xFFFF)
/**
* @brief Allocate memory for one callback and argument per EXTI channel
@ -241,12 +243,16 @@ void gpio_irq_disable(gpio_t pin)
void isr_exti(void)
{
/* only generate interrupts against lines which have their IMR set */
uint32_t pending_isr = (EXTI->PR & EXTI->IMR);
for (unsigned i = 0; i < GPIO_ISR_CHAN_NUMOF; i++) {
if (pending_isr & (1 << i)) {
EXTI->PR = (1 << i); /* clear by writing a 1 */
exti_ctx[i].cb(exti_ctx[i].arg);
}
uint32_t pending_isr = (EXTI->PR & EXTI->IMR & GPIO_ISR_CHAN_MASK);
/* clear by writing a 1 */
EXTI->PR = pending_isr;
/* iterate over all set bits */
uint8_t pin = 0;
while (pending_isr) {
pending_isr = bitarithm_test_and_clear(pending_isr, &pin);
exti_ctx[pin].cb(exti_ctx[pin].arg);
}
cortexm_isr_end();
}