riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

cc26x0: Adjust ldscript memory segment attributes

Browse Source
This commit is contained in:
Joakim Nohlgård 2018-05-06 07:48:43 +02:00
parent e3a27a74cc
commit 93e2527a64
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
cpu/cc26x0/ldscripts/cc26x0f128.ld
View File

@ -11,9 +11,9 @@
/* Memory Space Definitions: */
MEMORY
{
rom (rx ) : ORIGIN = 0x00000000, LENGTH = 0x00020000 - 88 /* technically, it's 128K */
gpram (rwx) : ORIGIN = 0x11000000, LENGTH = 8K /* configurable as cache. 20K here, 8K there, and 2K in the ld-script of cc26x0ware */
ram (rwx) : ORIGIN = 0x20000000, LENGTH = 20K /* sram */
rom (rx) : ORIGIN = 0x00000000, LENGTH = 0x00020000 - 88 /* technically, it's 128K */
gpram : ORIGIN = 0x11000000, LENGTH = 8K /* configurable as cache. 20K here, 8K there, and 2K in the ld-script of cc26x0ware */
ram (w!rx) : ORIGIN = 0x20000000, LENGTH = 20K /* sram */
}
INCLUDE cortexm_base.ld