riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Merge pull request #11318 from benpicco/sam0-rtt

Browse Source 
sam0_common: make RTT implementation common across all sam0 MCUs
This commit is contained in:
Dylan Laduranty 2019-05-09 21:14:27 +02:00 committed by GitHub
commit be3277f357
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
4 changed files with 224 additions and 506 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

224
cpu/sam0_common/periph/rtt.c Normal file
View File

@ -0,0 +1,224 @@
/*
* Copyright (C) 2015 Kaspar Schleiser <kaspar@schleiser.de>
* 2015 FreshTemp, LLC.
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @ingroup cpu_sam0_common
* @ingroup drivers_periph_rtt
* @{
*
* @file rtt.c
* @brief Low-level RTT driver implementation
*
* @author Kaspar Schleiser <kaspar@schleiser.de>
*
* @}
*/
#include <stdint.h>
#include "periph/rtt.h"
#include "board.h"
#define ENABLE_DEBUG 0
#include "debug.h"
static rtt_cb_t _overflow_cb;
static void* _overflow_arg;
static rtt_cb_t _cmp0_cb;
static void* _cmp0_arg;
static void _wait_syncbusy(void)
{
#ifdef REG_RTC_MODE0_SYNCBUSY
while (RTC->MODE0.SYNCBUSY.reg) {}
#else
while(RTC->MODE0.STATUS.bit.SYNCBUSY) {}
#endif
}
static inline void _rtt_reset(void)
{
#ifdef RTC_MODE0_CTRL_SWRST
RTC->MODE0.CTRL.bit.SWRST = 1;
while (RTC->MODE0.CTRL.bit.SWRST) {}
#else
RTC->MODE0.CTRLA.bit.SWRST = 1;
while (RTC->MODE0.CTRLA.bit.SWRST) {}
#endif
}
#ifdef CPU_SAMD21
static void _rtt_clock_setup(void)
{
/* RTC uses External 32,768KHz Oscillator because OSC32K isn't accurate
* enough (p1075/1138). Also keep running in standby. */
SYSCTRL->XOSC32K.reg = SYSCTRL_XOSC32K_ONDEMAND |
SYSCTRL_XOSC32K_EN32K |
SYSCTRL_XOSC32K_XTALEN |
SYSCTRL_XOSC32K_STARTUP(6) |
#if RTT_RUNSTDBY
SYSCTRL_XOSC32K_RUNSTDBY |
#endif
SYSCTRL_XOSC32K_ENABLE;
/* Setup clock GCLK2 with divider 1 */
GCLK->GENDIV.reg = GCLK_GENDIV_ID(2) | GCLK_GENDIV_DIV(1);
while (GCLK->STATUS.bit.SYNCBUSY) {}
/* Enable GCLK2 with XOSC32K as source. Use divider without modification
* and keep running in standby. */
GCLK->GENCTRL.reg = GCLK_GENCTRL_ID(2) |
GCLK_GENCTRL_GENEN |
#if RTT_RUNSTDBY
GCLK_GENCTRL_RUNSTDBY |
#endif
GCLK_GENCTRL_SRC_XOSC32K;
while (GCLK->STATUS.bit.SYNCBUSY) {}
/* Connect GCLK2 to RTC */
GCLK->CLKCTRL.reg = GCLK_CLKCTRL_GEN_GCLK2 |
GCLK_CLKCTRL_CLKEN |
GCLK_CLKCTRL_ID(RTC_GCLK_ID);
while (GCLK->STATUS.bit.SYNCBUSY) {}
}
/* !CPU_SAMD21 */
#else
static void _rtt_clock_setup(void)
{
/* Turn on power manager for RTC */
MCLK->APBAMASK.reg |= MCLK_APBAMASK_OSC32KCTRL;
/* set clock source */
OSC32KCTRL->RTCCTRL.reg = OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K;
}
#endif
void rtt_init(void)
{
_rtt_clock_setup();
rtt_poweron();
_rtt_reset();
/* set 32bit counting mode & enable the RTC */
#ifdef REG_RTC_MODE0_CTRLA
RTC->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0) | RTC_MODE0_CTRLA_ENABLE;
#else
RTC->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | RTC_MODE0_CTRL_ENABLE;
#endif
_wait_syncbusy();
/* initially clear flag */
RTC->MODE0.INTFLAG.reg |= RTC_MODE0_INTFLAG_CMP0
| RTC_MODE0_INTFLAG_OVF;
NVIC_EnableIRQ(RTC_IRQn);
DEBUG("%s:%d %u\n", __func__, __LINE__, (unsigned)rtt_get_counter());
}
void rtt_set_overflow_cb(rtt_cb_t cb, void *arg)
{
/* clear overflow cb to avoid race while assigning */
rtt_clear_overflow_cb();
/* set callback variables */
_overflow_cb = cb;
_overflow_arg = arg;
/* enable overflow interrupt */
RTC->MODE0.INTENSET.bit.OVF = 1;
}
void rtt_clear_overflow_cb(void)
{
/* disable overflow interrupt */
RTC->MODE0.INTENCLR.bit.OVF = 1;
}
uint32_t rtt_get_counter(void)
{
_wait_syncbusy();
return RTC->MODE0.COUNT.reg;
}
void rtt_set_counter(uint32_t count)
{
RTC->MODE0.COUNT.reg = count;
_wait_syncbusy();
}
uint32_t rtt_get_alarm(void)
{
_wait_syncbusy();
return RTC->MODE0.COMP[0].reg;
}
void rtt_set_alarm(uint32_t alarm, rtt_cb_t cb, void *arg)
{
DEBUG("%s:%d alarm=%u\n", __func__, __LINE__, (unsigned)alarm);
/* disable interrupt to avoid race */
rtt_clear_alarm();
/* setup callback */
_cmp0_cb = cb;
_cmp0_arg = arg;
/* set COM register */
RTC->MODE0.COMP[0].reg = alarm;
_wait_syncbusy();
/* enable compare interrupt and clear flag */
RTC->MODE0.INTFLAG.reg |= RTC_MODE0_INTFLAG_CMP0;
RTC->MODE0.INTENSET.reg |= RTC_MODE0_INTENSET_CMP0;
}
void rtt_clear_alarm(void)
{
/* clear compare interrupt */
RTC->MODE0.INTENCLR.bit.CMP0 = 1;
}
void rtt_poweron(void)
{
#ifdef MCLK
MCLK->APBAMASK.reg |= MCLK_APBAMASK_RTC;
#else
PM->APBAMASK.reg |= PM_APBAMASK_RTC;
#endif
}
void rtt_poweroff(void)
{
#ifdef MCLK
MCLK->APBAMASK.reg &= ~MCLK_APBAMASK_RTC;
#else
PM->APBAMASK.reg &= ~PM_APBAMASK_RTC;
#endif
}
void isr_rtc(void)
{
if (RTC->MODE0.INTFLAG.bit.OVF) {
RTC->MODE0.INTFLAG.reg |= RTC_MODE0_INTFLAG_OVF;
if (_overflow_cb) {
_overflow_cb(_overflow_arg);
}
}
if (RTC->MODE0.INTFLAG.bit.CMP0) {
/* clear flag */
RTC->MODE0.INTFLAG.reg |= RTC_MODE0_INTFLAG_CMP0;
/* disable interrupt */
RTC->MODE0.INTENCLR.bit.CMP0 = 1;
if (_cmp0_cb) {
_cmp0_cb(_cmp0_arg);
}
}
cortexm_isr_end();
}

210
cpu/samd21/periph/rtt.c
View File

@ -1,210 +0,0 @@
/*
* Copyright (C) 2015 Daniel Krebs
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @ingroup cpu_samd21
* @ingroup drivers_periph_rtt
* @{
*
* @file
* @brief Low-level RTT driver implementation
*
* @author Daniel Krebs <github@daniel-krebs.net>
*
* @}
*/
#include <time.h>
#include "cpu.h"
#include "periph/rtt.h"
#include "periph_conf.h"
/* if RTT_PRESCALER is not set, then set it to DIV1 */
#ifndef RTT_PRESCALER
#define RTT_PRESCALER RTC_MODE0_CTRL_PRESCALER_DIV1
#endif
typedef struct {
rtt_cb_t overflow_cb; /**< called from RTT interrupt on overflow */
void* overflow_arg; /**< argument passed to overflow callback */
rtt_cb_t alarm_cb; /**< called from RTT interrupt on alarm */
void* alarm_arg; /**< argument passen to alarm callback */
} rtt_state_t;
static rtt_state_t rtt_callback;
/**
* @brief Initialize RTT module
*
* The RTT is running at 32768 Hz by default, i.e. @ XOSC32K frequency without
* divider. There are 2 cascaded dividers in the clock path:
*
* - GCLK_GENDIV_DIV(n): between 1 and 31
* - RTC_MODE0_CTRL_PRESCALER_DIVn: between 1 and 1024, see defines in `component_rtc.h`
*
* However the division scheme of GCLK_GENDIV_DIV can be changed by setting
* GCLK_GENCTRL_DIVSEL:
*
* - GCLK_GENCTRL_DIVSEL = 0: Clock divided by GENDIV.DIV (default)
* - GCLK_GENCTRL_DIVSEL = 1: Clock divided by 2^( GENDIV.DIV + 1 )
*/
void rtt_init(void)
{
RtcMode0 *rtcMode0 = &(RTT_DEV);
/* Turn on power manager for RTC */
PM->APBAMASK.reg |= PM_APBAMASK_RTC;
/* RTC uses External 32,768KHz Oscillator because OSC32K isn't accurate
* enough (p1075/1138). Also keep running in standby. */
SYSCTRL->XOSC32K.reg = SYSCTRL_XOSC32K_ONDEMAND |
SYSCTRL_XOSC32K_EN32K |
SYSCTRL_XOSC32K_XTALEN |
SYSCTRL_XOSC32K_STARTUP(6) |
#if RTT_RUNSTDBY
SYSCTRL_XOSC32K_RUNSTDBY |
#endif
SYSCTRL_XOSC32K_ENABLE;
/* Setup clock GCLK2 with divider 1 */
GCLK->GENDIV.reg = GCLK_GENDIV_ID(2) | GCLK_GENDIV_DIV(1);
while (GCLK->STATUS.bit.SYNCBUSY) {}
/* Enable GCLK2 with XOSC32K as source. Use divider without modification
* and keep running in standby. */
GCLK->GENCTRL.reg = GCLK_GENCTRL_ID(2) |
GCLK_GENCTRL_GENEN |
#if RTT_RUNSTDBY
GCLK_GENCTRL_RUNSTDBY |
#endif
GCLK_GENCTRL_SRC_XOSC32K;
while (GCLK->STATUS.bit.SYNCBUSY) {}
/* Connect GCLK2 to RTC */
GCLK->CLKCTRL.reg = GCLK_CLKCTRL_GEN_GCLK2 |
GCLK_CLKCTRL_CLKEN |
GCLK_CLKCTRL_ID(RTC_GCLK_ID);
while (GCLK->STATUS.bit.SYNCBUSY) {}
/* Disable RTC */
rtt_poweroff();
/* Reset RTC */
rtcMode0->CTRL.bit.SWRST = 1;
while (rtcMode0->STATUS.bit.SYNCBUSY || rtcMode0->CTRL.bit.SWRST) {}
/* Configure as 32bit counter with no prescaler and no clear on match compare */
rtcMode0->CTRL.reg = RTC_MODE0_CTRL_MODE_COUNT32 |
RTT_PRESCALER;
while (rtcMode0->STATUS.bit.SYNCBUSY) {}
/* Setup interrupt */
NVIC_EnableIRQ(RTT_IRQ);
/* Enable RTC */
rtt_poweron();
}
void rtt_set_overflow_cb(rtt_cb_t cb, void *arg)
{
rtt_callback.overflow_cb = cb;
rtt_callback.overflow_arg = arg;
/* Enable Overflow Interrupt and clear flag */
RtcMode0 *rtcMode0 = &(RTT_DEV);
rtcMode0->INTFLAG.reg |= RTC_MODE0_INTFLAG_OVF;
rtcMode0->INTENSET.bit.OVF = 1;
}
void rtt_clear_overflow_cb(void)
{
/* Disable Overflow Interrupt */
RtcMode0 *rtcMode0 = &(RTT_DEV);
rtcMode0->INTENCLR.bit.OVF = 1;
rtt_callback.overflow_cb = NULL;
rtt_callback.overflow_arg = NULL;
}
uint32_t rtt_get_counter(void)
{
RtcMode0 *rtcMode0 = &(RTT_DEV);
while (rtcMode0->STATUS.bit.SYNCBUSY) {}
return rtcMode0->COUNT.reg;
}
void rtt_set_counter(uint32_t counter)
{
RtcMode0 *rtcMode0 = &(RTT_DEV);
rtcMode0->COUNT.reg = counter;
while (rtcMode0->STATUS.bit.SYNCBUSY) {}
}
void rtt_set_alarm(uint32_t alarm, rtt_cb_t cb, void *arg)
{
rtt_callback.alarm_cb = cb;
rtt_callback.alarm_arg = arg;
RtcMode0 *rtcMode0 = &(RTT_DEV);
rtcMode0->COMP[0].reg = alarm;
while (rtcMode0->STATUS.bit.SYNCBUSY) {}
/* Enable Compare Interrupt and clear flag */
rtcMode0->INTFLAG.reg |= RTC_MODE0_INTFLAG_CMP0;
rtcMode0->INTENSET.bit.CMP0 = 1;
}
void rtt_clear_alarm(void)
{
/* Disable Compare Interrupt */
RtcMode0 *rtcMode0 = &(RTT_DEV);
rtcMode0->INTENCLR.bit.CMP0 = 1;
rtt_callback.alarm_cb = NULL;
rtt_callback.alarm_arg = NULL;
}
uint32_t rtt_get_alarm(void)
{
RtcMode0 *rtcMode0 = &(RTT_DEV);
return rtcMode0->COMP[0].reg;
}
void rtt_poweron(void)
{
RtcMode0 *rtcMode0 = &(RTT_DEV);
rtcMode0->CTRL.bit.ENABLE = 1;
while (rtcMode0->STATUS.bit.SYNCBUSY) {}
}
void rtt_poweroff(void)
{
RtcMode0 *rtcMode0 = &(RTT_DEV);
rtcMode0->CTRL.bit.ENABLE = 0;
while (rtcMode0->STATUS.bit.SYNCBUSY) {}
}
void RTT_ISR(void)
{
RtcMode0 *rtcMode0 = &(RTT_DEV);
uint8_t status = rtcMode0->INTFLAG.reg;
if ( (status & RTC_MODE0_INTFLAG_CMP0) && (rtt_callback.alarm_cb != NULL) ) {
rtt_callback.alarm_cb(rtt_callback.alarm_arg);
rtcMode0->INTFLAG.reg |= RTC_MODE0_INTFLAG_CMP0;
}
if ( (status & RTC_MODE0_INTFLAG_OVF) && (rtt_callback.overflow_cb != NULL) ) {
rtt_callback.overflow_cb(rtt_callback.overflow_arg);
rtcMode0->INTFLAG.reg |= RTC_MODE0_INTFLAG_OVF;
}
cortexm_isr_end();
}

149
cpu/saml1x/periph/rtt.c
View File

@ -1,149 +0,0 @@
/*
* Copyright (C) 2015 Kaspar Schleiser <kaspar@schleiser.de>
* 2015 FreshTemp, LLC.
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @ingroup cpu_saml21
* @ingroup drivers_periph_rtt
* @{
*
* @file rtt.c
* @brief Low-level RTT driver implementation
*
* @author Kaspar Schleiser <kaspar@schleiser.de>
*
* @}
*/
#include <stdint.h>
#include "periph/rtt.h"
#include "board.h"
#define ENABLE_DEBUG 0
#include "debug.h"
static rtt_cb_t _overflow_cb;
static void* _overflow_arg;
static rtt_cb_t _cmp0_cb;
static void* _cmp0_arg;
void rtt_init(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
/* Turn on power manager for RTC */
MCLK->APBAMASK.reg |= MCLK_APBAMASK_RTC | MCLK_APBAMASK_OSC32KCTRL;
rtt_poweron();
/* reset */
RTC->MODE0.CTRLA.bit.SWRST = 1;
while(RTC->MODE0.CTRLA.bit.SWRST) {}
/* set 32bit counting mode */
RTC->MODE0.CTRLA.bit.MODE = 0;
/* set clock source */
OSC32KCTRL->RTCCTRL.reg = OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K;
/* enable */
RTC->MODE0.CTRLA.bit.ENABLE = 1;
while(RTC->MODE0.SYNCBUSY.bit.ENABLE) {}
/* initially clear flag */
RTC->MODE0.INTFLAG.reg |= RTC_MODE1_INTFLAG_CMP(1 << 0);
/* enable RTT IRQ */
NVIC_EnableIRQ(RTC_IRQn);
DEBUG("%s:%d %u\n", __func__, __LINE__, (unsigned)rtt_get_counter());
}
void rtt_set_overflow_cb(rtt_cb_t cb, void *arg)
{
DEBUG("%s:%d\n", __func__, __LINE__);
/* clear overflow cb to avoid race while assigning */
rtt_clear_overflow_cb();
/* set callback variables */
_overflow_cb = cb;
_overflow_arg = arg;
/* enable overflow interrupt */
RTC->MODE0.INTENSET.bit.OVF = 1;
}
void rtt_clear_overflow_cb(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
/* disable overflow interrupt */
RTC->MODE0.INTENCLR.bit.OVF = 1;
}
uint32_t rtt_get_counter(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
while (RTC->MODE0.SYNCBUSY.bit.COUNT) {}
return RTC->MODE0.COUNT.reg;
}
void rtt_set_alarm(uint32_t alarm, rtt_cb_t cb, void *arg)
{
DEBUG("%s:%d alarm=%u\n", __func__, __LINE__, (unsigned)alarm);
/* disable interrupt to avoid race */
rtt_clear_alarm();
/* set COM register */
while (RTC->MODE0.SYNCBUSY.bit.COMP0) {}
RTC->MODE0.COMP[0].reg = alarm;
/* setup callback */
_cmp0_cb = cb;
_cmp0_arg = arg;
/* enable compare interrupt */
RTC->MODE0.INTENSET.bit.CMP0 = 1;
}
void rtt_clear_alarm(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
/* clear compare interrupt */
RTC->MODE0.INTENCLR.bit.CMP0 = 1;
}
void rtt_poweron(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
MCLK->APBAMASK.reg |= MCLK_APBAMASK_RTC;
}
void rtt_poweroff(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
MCLK->APBAMASK.reg &= ~MCLK_APBAMASK_RTC;
}
void isr_rtc(void)
{
if (RTC->MODE0.INTFLAG.bit.OVF) {
RTC->MODE0.INTFLAG.reg |= RTC_MODE0_INTFLAG_OVF;
if (_overflow_cb) {
_overflow_cb(_overflow_arg);
}
}
if (RTC->MODE0.INTFLAG.bit.CMP0) {
/* clear flag */
RTC->MODE0.INTFLAG.reg |= RTC_MODE1_INTFLAG_CMP(1 << 0);
/* disable interrupt */
RTC->MODE0.INTENCLR.bit.CMP0 = 1;
if (_cmp0_cb) {
_cmp0_cb(_cmp0_arg);
}
}
cortexm_isr_end();
}

147
cpu/saml21/periph/rtt.c
View File

@ -1,147 +0,0 @@
/*
* Copyright (C) 2015 Kaspar Schleiser <kaspar@schleiser.de>
* 2015 FreshTemp, LLC.
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @ingroup cpu_saml21
* @ingroup drivers_periph_rtt
* @{
*
* @file rtt.c
* @brief Low-level RTT driver implementation
*
* @author Kaspar Schleiser <kaspar@schleiser.de>
*
* @}
*/
#include <stdint.h>
#include "periph/rtt.h"
#include "board.h"
#define ENABLE_DEBUG 0
#include "debug.h"
static rtt_cb_t _overflow_cb;
static void* _overflow_arg;
static rtt_cb_t _cmp0_cb;
static void* _cmp0_arg;
void rtt_init(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
rtt_poweron();
/* reset */
RTC->MODE0.CTRLA.bit.SWRST = 1;
while(RTC->MODE0.CTRLA.bit.SWRST) {}
/* set 32bit counting mode */
RTC->MODE0.CTRLA.bit.MODE = 0;
/* set clock source */
OSC32KCTRL->RTCCTRL.reg = OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K;
/* enable */
RTC->MODE0.CTRLA.bit.ENABLE = 1;
while(RTC->MODE0.SYNCBUSY.bit.ENABLE) {}
/* initially clear flag */
RTC->MODE0.INTFLAG.reg |= RTC_MODE1_INTFLAG_CMP(1 << 0);
/* enable RTT IRQ */
NVIC_EnableIRQ(RTC_IRQn);
DEBUG("%s:%d %u\n", __func__, __LINE__, (unsigned)rtt_get_counter());
}
void rtt_set_overflow_cb(rtt_cb_t cb, void *arg)
{
DEBUG("%s:%d\n", __func__, __LINE__);
/* clear overflow cb to avoid race while assigning */
rtt_clear_overflow_cb();
/* set callback variables */
_overflow_cb = cb;
_overflow_arg = arg;
/* enable overflow interrupt */
RTC->MODE0.INTENSET.bit.OVF = 1;
}
void rtt_clear_overflow_cb(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
/* disable overflow interrupt */
RTC->MODE0.INTENCLR.bit.OVF = 1;
}
uint32_t rtt_get_counter(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
while (RTC->MODE0.SYNCBUSY.bit.COUNT) {}
return RTC->MODE0.COUNT.reg;
}
void rtt_set_alarm(uint32_t alarm, rtt_cb_t cb, void *arg)
{
DEBUG("%s:%d alarm=%u\n", __func__, __LINE__, (unsigned)alarm);
/* disable interrupt to avoid race */
rtt_clear_alarm();
/* set COM register */
while (RTC->MODE0.SYNCBUSY.bit.COMP0) {}
RTC->MODE0.COMP[0].reg = alarm;
/* setup callback */
_cmp0_cb = cb;
_cmp0_arg = arg;
/* enable compare interrupt */
RTC->MODE0.INTENSET.bit.CMP0 = 1;
}
void rtt_clear_alarm(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
/* clear compare interrupt */
RTC->MODE0.INTENCLR.bit.CMP0 = 1;
}
void rtt_poweron(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
MCLK->APBAMASK.reg |= MCLK_APBAMASK_RTC;
}
void rtt_poweroff(void)
{
DEBUG("%s:%d\n", __func__, __LINE__);
MCLK->APBAMASK.reg &= ~MCLK_APBAMASK_RTC;
}
void isr_rtc(void)
{
if (RTC->MODE0.INTFLAG.bit.OVF) {
RTC->MODE0.INTFLAG.reg |= RTC_MODE0_INTFLAG_OVF;
if (_overflow_cb) {
_overflow_cb(_overflow_arg);
}
}
if (RTC->MODE0.INTFLAG.bit.CMP0) {
/* clear flag */
RTC->MODE0.INTFLAG.reg |= RTC_MODE1_INTFLAG_CMP(1 << 0);
/* disable interrupt */
RTC->MODE0.INTENCLR.bit.CMP0 = 1;
if (_cmp0_cb) {
_cmp0_cb(_cmp0_arg);
}
}
cortexm_isr_end();
}