riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

boards/nucleo-f0*: remove custom pll prediv/mul defines

Browse Source
This commit is contained in:
Alexandre Abadie 2020-11-10 14:35:16 +01:00
parent 9d13c07e92
commit c4269ffefc
No known key found for this signature in database
GPG Key ID: 1C919A403CAE1405
2 changed files with 0 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
boards/nucleo-f031k6/include/periph_conf.h
View File

@ -20,14 +20,6 @@
#ifndef PERIPH_CONF_H #ifndef PERIPH_CONF_H
#define PERIPH_CONF_H #define PERIPH_CONF_H
/* Adjust PLL factors:
- On nucleo-f031k6, there's no HSE and PREDIV is hard-wired to 2
- to reach 48MHz set PLL_MUL to 12 so core clock = (HSI8 / 2) * 12 = 48MHz */
#define CONFIG_CLOCK_PLL_PREDIV (2)
#ifndef CONFIG_CLOCK_PLL_MUL
#define CONFIG_CLOCK_PLL_MUL (12)
#endif
#include "periph_cpu.h" #include "periph_cpu.h"
#include "f0/cfg_clock_default.h" #include "f0/cfg_clock_default.h"
#include "cfg_timer_tim2.h" #include "cfg_timer_tim2.h"

8
boards/nucleo-f042k6/include/periph_conf.h
View File

@ -19,14 +19,6 @@
#ifndef PERIPH_CONF_H #ifndef PERIPH_CONF_H
#define PERIPH_CONF_H #define PERIPH_CONF_H
/* Adjust PLL factors:
- On nucleo-f042k6, there's no HSE and PREDIV is hard-wired to 2
- to reach 48MHz set PLL_MUL to 12 so core clock = (HSI8 / 2) * 12 = 48MHz */
#define CONFIG_CLOCK_PLL_PREDIV (2)
#ifndef CONFIG_CLOCK_PLL_MUL
#define CONFIG_CLOCK_PLL_MUL (12)
#endif
#include "periph_cpu.h" #include "periph_cpu.h"
#include "f0/cfg_clock_default.h" #include "f0/cfg_clock_default.h"
#include "cfg_timer_tim2.h" #include "cfg_timer_tim2.h"