riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

boards/sam%21-xpro: prefer XOSC32K for RTC/RTT (GCLK2)

Browse Source
This commit is contained in:
Francisco Molina 2020-02-06 15:20:08 +01:00
parent 16ab89bf28
commit c9ff150571
No known key found for this signature in database
GPG Key ID: 3E94EAC3DBDEEDA8
2 changed files with 20 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
boards/samd21-xpro/include/periph_conf.h
View File

@ -63,7 +63,16 @@ extern "C" {
* *
* @{ * @{
*/ */
#define CLOCK_USE_PLL (1) #define CLOCK_USE_PLL (1)
#define CLOCK_USE_XOSC32_DFLL (0)
/*
* 0: use XOSC32K (always 32.768kHz) to clock GCLK2
* 1: use OSCULP32K factory calibrated (~32.768kHz) to clock GCLK2
*
* OSCULP32K is factory calibrated to be around 32.768kHz but this values can
* be of by a couple off % points, so prefer XOSC32K as default configuration.
*/
#define GEN2_ULP32K (0)
#if CLOCK_USE_PLL #if CLOCK_USE_PLL
/* edit these values to adjust the PLL output frequency */ /* edit these values to adjust the PLL output frequency */
@ -76,7 +85,6 @@ extern "C" {
#define CLOCK_CORECLOCK (48000000U) #define CLOCK_CORECLOCK (48000000U)
#define CLOCK_XOSC32K (32768UL) #define CLOCK_XOSC32K (32768UL)
#define CLOCK_8MHZ (1) #define CLOCK_8MHZ (1)
#define GEN2_ULP32K (1)
#else #else
/* edit this value to your needs */ /* edit this value to your needs */
#define CLOCK_DIV (1U) #define CLOCK_DIV (1U)

12
boards/samr21-xpro/include/periph_conf.h
View File

@ -63,7 +63,16 @@ extern "C" {
* *
* @{ * @{
*/ */
#define CLOCK_USE_PLL (1) #define CLOCK_USE_PLL (1)
#define CLOCK_USE_XOSC32_DFLL (0)
/*
* 0: use XOSC32K (always 32.768kHz) to clock GCLK2
* 1: use OSCULP32K factory calibrated (~32.768kHz) to clock GCLK2
*
* OSCULP32K is factory calibrated to be around 32.768kHz but this values can
* be of by a couple off % points, so prefer XOSC32K as default configuration.
*/
#define GEN2_ULP32K (0)
#if CLOCK_USE_PLL #if CLOCK_USE_PLL
/* edit these values to adjust the PLL output frequency */ /* edit these values to adjust the PLL output frequency */
@ -76,7 +85,6 @@ extern "C" {
#define CLOCK_CORECLOCK (48000000U) #define CLOCK_CORECLOCK (48000000U)
#define CLOCK_XOSC32K (32768UL) #define CLOCK_XOSC32K (32768UL)
#define CLOCK_8MHZ (1) #define CLOCK_8MHZ (1)
#define GEN2_ULP32K (1)
#else #else
/* edit this value to your needs */ /* edit this value to your needs */
#define CLOCK_DIV (1U) #define CLOCK_DIV (1U)