boards/z1: added SPI configuration
This commit is contained in:
parent
fd693ee092
commit
ce6b1d390a
@ -1,3 +1,4 @@
|
||||
FEATURES_PROVIDED += periph_gpio
|
||||
FEATURES_PROVIDED += periph_spi
|
||||
FEATURES_PROVIDED += periph_timer
|
||||
FEATURES_MCU_GROUP = msp430
|
||||
|
||||
@ -64,6 +64,25 @@ extern "C" {
|
||||
#define UART_TX_PIN (1 << 1)
|
||||
#define UART_RX_ISR (USCIAB0RX_VECTOR)
|
||||
#define UART_TX_ISR (USCIAB0TX_VECTOR)
|
||||
/** @} */
|
||||
|
||||
/**
|
||||
* @brief SPI configuration
|
||||
* @{
|
||||
*/
|
||||
#define SPI_NUMOF (1U)
|
||||
#define SPI_0_EN (1U)
|
||||
|
||||
/* SPI configuration */
|
||||
#define SPI_USE_USIC
|
||||
#define SPI_DEV (USCI_0_B_SPI)
|
||||
#define SPI_IE (SFR->IE2)
|
||||
#define SPI_IF (SFR->IFG2)
|
||||
#define SPI_IE_RX_BIT (1 << 2)
|
||||
#define SPI_IE_TX_BIT (1 << 3)
|
||||
#define SPI_PIN_MISO GPIO(P3,2)
|
||||
#define SPI_PIN_MOSI GPIO(P3,1)
|
||||
#define SPI_PIN_CLK GPIO(P3,3)
|
||||
/** @} */
|
||||
|
||||
#ifdef __cplusplus
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user