riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

boards/fox: adapted UART configuration

Browse Source
This commit is contained in:
Hauke Petersen 2016-03-16 10:32:35 +01:00
parent dff203e7dd
commit e33ff59375
1 changed files with 24 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

46
boards/fox/include/periph_conf.h
View File

@ -39,6 +39,9 @@ extern "C" {
#define CLOCK_AHB_DIV RCC_CFGR_HPRE_DIV1 /* AHB clock -> 72MHz */ #define CLOCK_AHB_DIV RCC_CFGR_HPRE_DIV1 /* AHB clock -> 72MHz */
#define CLOCK_APB2_DIV RCC_CFGR_PPRE2_DIV1 /* APB2 clock -> 72MHz */ #define CLOCK_APB2_DIV RCC_CFGR_PPRE2_DIV1 /* APB2 clock -> 72MHz */
#define CLOCK_APB1_DIV RCC_CFGR_PPRE1_DIV2 /* APB1 clock -> 36MHz */ #define CLOCK_APB1_DIV RCC_CFGR_PPRE1_DIV2 /* APB1 clock -> 36MHz */
/* resulting bus clocks */
#define CLOCK_APB1 (CLOCK_CORECLOCK / 2)
#define CLOCK_APB2 (CLOCK_CORECLOCK)
/* configuration of flash access cycles */ /* configuration of flash access cycles */
#define CLOCK_FLASH_LATENCY FLASH_ACR_LATENCY_2 #define CLOCK_FLASH_LATENCY FLASH_ACR_LATENCY_2
/** @} */ /** @} */
@ -67,33 +70,32 @@ static const timer_conf_t timer_config[] = {
/** @} */ /** @} */
/** /**
* @brief UART configuration * @brief UART configuration
* @{ * @{
*/ */
#define UART_NUMOF (1U) static const uart_conf_t uart_config[] = {
#define UART_0_EN 1 {
#define UART_1_EN 0 .dev = USART2,
#define UART_IRQ_PRIO 1 .rx_pin = GPIO_PIN(PORT_A, 3),
.tx_pin = GPIO_PIN(PORT_A, 2),
.rcc_pin = RCC_APB1ENR_USART2EN,
.bus = APB1,
.irqn = USART2_IRQn
},
{
.dev = USART1,
.rx_pin = GPIO_PIN(PORT_A, 10),
.tx_pin = GPIO_PIN(PORT_A, 9),
.rcc_pin = RCC_APB2ENR_USART1EN,
.bus = APB2,
.irqn = USART1_IRQn
}
};
/* UART 0 device configuration */
#define UART_0_DEV USART2
#define UART_0_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_USART2EN)
#define UART_0_IRQ USART2_IRQn
#define UART_0_ISR isr_usart2 #define UART_0_ISR isr_usart2
#define UART_0_BUS_FREQ 36000000
/* UART 0 pin configuration */
#define UART_0_RX_PIN GPIO_PIN(PORT_A,3)
#define UART_0_TX_PIN GPIO_PIN(PORT_A,2)
/* UART 1 device configuration */
#define UART_1_DEV USART1
#define UART_1_CLKEN() (RCC->APB2ENR |= RCC_APB2ENR_USART1EN)
#define UART_1_IRQ USART1_IRQn
#define UART_1_ISR isr_usart1 #define UART_1_ISR isr_usart1
#define UART_1_BUS_FREQ 72000000
/* UART 1 pin configuration */ #define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0]))
#define UART_1_RX_PIN GPIO_PIN(PORT_A,10)
#define UART_1_TX_PIN GPIO_PIN(PORT_A,9)
/** @} */ /** @} */
/** /**