The ADC prescaler computation was broken and gave too high ADC clock for module clocks slower than 32 MHz (the >32 MHz case is already handled separately)