The test is right on the edge with these boards, so slight toolchain changes make it overflow the RAM, causing CI issues.