The chip supports spi on most pins. The default pins are in a bit of a wierd location, but accessible.