Benjamin Valentin
585dc15f99
cpu/sam0_common: UART: implement inverted RX & TX ...
The UART TX and TX lines on SAMD5x and SAML1x can be inverted.
However, the flags don't do exactly what one would expect.
See errata 2.18.5: SERCOM-UART: TXINV and RXINV Bits Reference:
> The TXINV and RXINV bits in the CTRLA register have inverted functionality.
>
> Workaround:
> In software interpret the TXINV bit as a functionality of RXINV, and conversely,
> interpret the RXINV bit as a functionality of TXINV.
2020-06-16 22:55:37 +02:00
2020-05-15 13:43:04 +02:00
2020-05-28 16:27:06 +02:00
2020-05-28 16:27:07 +02:00
2020-05-28 16:27:07 +02:00
2020-05-28 16:27:07 +02:00
2020-05-28 16:27:08 +02:00
2020-05-28 16:27:07 +02:00
2020-05-28 16:27:08 +02:00
2020-05-28 18:03:32 +02:00
2020-06-16 12:05:40 +02:00
2020-06-16 12:05:40 +02:00
2020-06-08 08:23:45 -05:00
2020-06-11 14:47:27 +05:30
2020-06-16 12:05:40 +02:00
2020-06-16 12:05:41 +02:00
2020-06-16 12:05:40 +02:00
2020-05-25 22:37:35 +02:00
2020-05-14 13:35:51 +02:00
2020-05-25 22:37:35 +02:00
2020-06-16 12:05:40 +02:00
2020-04-07 14:37:55 +02:00
2020-06-16 12:05:41 +02:00
2020-06-16 12:05:40 +02:00
2020-06-16 12:05:40 +02:00
2020-05-28 17:37:41 +02:00
2020-03-25 19:10:01 +00:00
2020-05-02 17:59:17 +01:00
2020-06-16 12:05:40 +02:00
2020-06-16 12:05:40 +02:00
2020-06-11 14:47:27 +05:30
2020-06-11 14:47:27 +05:30
2020-06-11 14:46:36 +05:30
2020-05-18 19:18:28 +02:00
2020-06-16 12:05:40 +02:00
2020-06-16 12:05:40 +02:00
2020-06-16 22:55:37 +02:00
2020-06-16 12:05:40 +02:00
2020-01-02 09:50:14 +01:00
2020-06-16 12:05:40 +02:00
2020-06-16 12:05:40 +02:00
2020-06-16 12:05:40 +02:00
2020-06-16 12:05:40 +02:00
2019-08-29 10:35:53 +02:00
2020-06-16 12:05:40 +02:00
2017-01-20 13:36:26 +01:00
2020-05-28 10:08:34 +02:00
585dc15f99