The CPU has 4 hardware timers. Configuration for all 4 timers exists, but the compile-time range check has an off-by-one error, causing the last timer to remain inaccessible.
The CPU has 4 hardware timers. Configuration for all 4 timers exists, but the compile-time range check has an off-by-one error, causing the last timer to remain inaccessible.