Logo
Explore Help
Register Sign In
riot-ci/RIOT
1
0
Fork 0
You've already forked RIOT
Code Issues Pull Requests Projects Releases Wiki Activity
RIOT/cpu/fe310/periph
History
Alexandre Abadie 60f39ddba8
cpu/fe310: fix typo 'transfert' -> 'transfer'
2020-10-02 07:55:36 +02:00
..
cpucycle.c
cpu/fe310: add RISC-V cpu FE310
2018-05-29 15:21:45 -07:00
cpuid.c
make: add hifive1 to BOARD_INSUFFICIENT_MEMORY
2018-05-29 16:27:53 -07:00
gpio.c
Merge pull request #14887 from bergzand/pr/fe310/plic_periph
2020-08-31 21:25:03 +02:00
i2c.c
cpu/fe310: fix typo 'transfert' -> 'transfer'
2020-10-02 07:55:36 +02:00
Makefile
cpu/fe310: add RISC-V cpu FE310
2018-05-29 15:21:45 -07:00
plic.c
fe310: Add PLIC peripheral driver
2020-08-31 16:26:42 +02:00
pm.c
fe310: fix power management configuration
2020-01-30 10:43:01 +01:00
rtc.c
cpu/fe310: RTC: use rtc_mktime()
2020-09-25 18:22:10 +02:00
rtt.c
fe310: Adapt peripherals to use the plic driver
2020-08-31 16:26:43 +02:00
spi.c
cpu/fe310: implement SPI
2020-01-11 13:06:39 +01:00
timer.c
cpu/fe310: periph/timer: reset counter in timer_init()
2019-02-21 11:34:59 +01:00
uart.c
fe310: Adapt peripherals to use the plic driver
2020-08-31 16:26:43 +02:00
wdt.c
cpu/fe310: implement driver for watchdog
2020-04-07 14:37:55 +02:00
Powered by Gitea Version: 1.23.8 Page: 338ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API