7d1d5e77d8
New CPU FE310 from SiFive based on RISC-V architecture build: add makefile for RISC-V builds Makefile for builds using RISC-V tools
4 lines
75 B
Makefile
4 lines
75 B
Makefile
ifneq (,$(filter periph_rtc,$(USEMODULE)))
|
|
USEMODULE += periph_rtt
|
|
endif
|