riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
RIOT/cpu/stm32_common
History
Abdulkerim Altuntas 578bd31908 cpu/stm32_common: fix issue while clearing EXTI->PR reg 
Since the "EXTI->PR" is an "rc_w1" type of register, we need to be
careful when clearing our interrupt flag in the register. When there
are multiple interrupt flags set in the register, the "|=" operation
will mistakenly clear all pending interrupts instead of just ours.
2020-05-18 18:36:27 +02:00
..
dist
cpu: make use of ARRAY_SIZE macro
2019-08-06 19:43:54 +02:00
include
cpu: initial support for stm32wb
2020-03-25 09:29:56 +01:00
ldscripts
stm32_common: Adjust ldscript memory segment attributes
2018-05-09 06:49:29 +02:00
periph
cpu/stm32_common: fix issue while clearing EXTI->PR reg
2020-05-18 18:36:27 +02:00
cpu_common.c
cpu: initial support for stm32wb
2020-03-25 09:29:56 +01:00
cpu_init.c
cpu: initial support for stm32wb
2020-03-25 09:29:56 +01:00
doc.txt
cpu/stm32_common: update doc
2017-09-01 10:15:26 +02:00
Makefile
cpu/stm32_common: build common module
2016-03-16 12:17:16 +01:00
Makefile.dep
cpu/cortexm_common: Move common modules to Makefile.dep
2020-04-01 09:46:21 +02:00
Makefile.features
cpu/stm32_common: add watchdog for stm32
2019-09-12 19:07:40 +02:00
Makefile.include
cpu/stm32wb: add flashpage support
2020-03-25 09:29:56 +01:00
stm32_mem_lengths.mk
cpu: initial support for stm32wb
2020-03-25 09:29:56 +01:00
stmclk_common.c
cpu: initial support for stm32wb
2020-03-25 09:29:56 +01:00
stmclk_l0l1.c
cpu/stm32_common: always enable PWR module
2018-03-06 14:55:32 +01:00
stmclk_l4wb.c
cpu/stm32l4/wb: ensure LPTIM clock source is correctly reset
2020-03-27 10:57:49 +01:00
stmclk.c
stm32_common/stmclk: check if CLOCK_PLL_PREDIV is valid
2020-03-09 18:00:47 +01:00