kaspar/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-12-22 04:53:50 +01:00
Code Releases Activity
38,600 Commits 45 Branches 205 Tags
Commit Graph

7365 Commits

Author SHA1 Message Date
Francisco
3ef40f3321
Merge pull request #14085 from maribu/atmega_irq 
cpu/atmega_common: Update to inlineable IRQ API
 2020-05-26 16:33:07 +02:00
Alexandre Abadie
1a8f4d4f25
cpu/stm32f1: restore gpio struct to default in CMSIS header 2020-05-26 16:26:20 +02:00
Alexandre Abadie
61d3afcb63
cpu/stm32: remove hardcoded cpuid addr for f1 2020-05-26 15:44:50 +02:00
Alexandre Abadie
d78c955e50
cpu/stm32: remove hardcoded cpuid addr for f0 2020-05-26 15:44:50 +02:00
Alexandre Abadie
98a30ddadf
cpu/stm32: remove not needed periph_cpu.h for f3 2020-05-26 15:44:50 +02:00
Alexandre Abadie
4e33cebb3d
cpu/stm32: remove not needed periph_cpu.h for f7 2020-05-26 15:44:50 +02:00
Alexandre Abadie
bf01940ec7
cpu/stm32: use UID_BASE when possible 2020-05-26 15:44:50 +02:00
Alexandre Abadie
2313b85a8d
cpu/stm32: use UID_BASE from CMSIS when not defined 2020-05-26 15:44:50 +02:00
Marian Buschsieweke
9e566370bf
cpu/atmega_common: Fixed irq_arch implementation 
The inline assembly implementation was badly in need of improvement.

- irq_disable() took 2 CPU cycles more than needed
    - The current interrupt state was stored in a temporary register and
      afterwards copied to the target register, rather than storing it in the
      target register right away
    - The lower bits of the state were cleared (as they have no meaning for the
      interrupt status), but the API purposely never required such things from
      implementations.
- irq_restore() took 5 CPU cycles. This was reduced to 3 CPU cycles (or 2 CPU
  cycles in the best case)
 2020-05-26 15:19:14 +02:00
Alexandre Abadie
7bfdd7718f
cpu/stm32: introduce CPU_FAM_SHORT variable 
This variable contains the short cpu family name: f1, f2, etc.
 2020-05-26 12:27:12 +02:00
Alexandre Abadie
8959274165
cpu/stm32: update vendor headers for f1 2020-05-26 11:43:45 +02:00
Alexandre Abadie
1e4da87aad
cpu/stm32: update vendor headers for f0 2020-05-26 11:43:44 +02:00
Alexandre Abadie
4f96cdbfcd
cpu/stm32: update stm32f334 vendor header 2020-05-26 11:43:44 +02:00
Alexandre Abadie
8a5ea2638b
cpu/stm32: update stm32f2 vendor headers 2020-05-26 11:43:44 +02:00
Alexandre Abadie
4f30f27e9d
cpu/stm32: update stm32f72x vendor headers 2020-05-26 11:43:37 +02:00
benpicco
3a30db4029
Merge pull request #13895 from gschorcht/cpu/esp32/fix_i2c_gpio_32_33 
cpu/esp32: fix GPIO32 and GPIO 33 as I2C pins
 2020-05-25 22:37:35 +02:00
benpicco
a5836a6b27
Merge pull request #14128 from btcven/2020_05_24-cc13x2-i2c 
cc26xx_cc13xx: add periph_i2c implementation
 2020-05-25 22:35:55 +02:00
benpicco
4f295a439b
Merge pull request #14131 from aabadie/pr/cpu/stmclk_cleanup 
cpu/stm32: move stmclk in its own module, remove useless ifdefs
 2020-05-25 20:42:11 +02:00
Alexandre Abadie
46c4803eba
cpu/stm32: remove useless ifdef around DMA definitions 2020-05-25 13:23:20 +02:00
Jean Pierre Dudey
0f3393d61a
cpu/cc26x0: move i2c code to cc26xx_cc13xx 
Signed-off-by: Jean Pierre Dudey <jeandudey@hotmail.com>
 2020-05-24 12:44:09 -05:00
Juergen Fitschen
df90176b1f cpu/sam0_common/spi: move clk pin muxing into spi_acquire / spi_release 
When the SPI peripheral is disabled, the output lines will become HIGH-Z.
If the clk pin is not pulled HIGH or LOW, connected SPI slaves will start drawing current expectedly.
 2020-05-23 13:54:39 +02:00
Alexandre Abadie
63a79ae6e4
cpu/stm32: move stmclk in its own module, remove useless ifdefs 2020-05-22 21:21:08 +02:00
Benjamin Valentin
7803cc053c cpu/stm32: rtc_f1.c: remove executable bit 2020-05-21 11:43:25 +02:00
Koen Zandberg
138c0c2a54
stm32/dma: Remove superfluous asserts from DMA hot path 
This commit removes a number of assert statements that should already
have been hit before. This is the reason that the assert in the
acquire function is left.
 2020-05-21 11:34:54 +02:00
Koen Zandberg
6793e7473b
stm32/dma: Move clear flags to acquire 2020-05-21 11:34:53 +02:00
Koen Zandberg
977d227213
stm32/dma: Move FCR configuration to acquire function 
The FCR register content might change during mem-to-mem DMA transfers,
Forcing it back in the acquire should be sufficient to ensure proper
operations.
 2020-05-21 11:34:52 +02:00
Koen Zandberg
d7b1b7fc7c
stm32/dma: Move one-time config to init function 2020-05-21 11:34:46 +02:00
Koen Zandberg
767329ef25
Merge pull request #14021 from aabadie/pr/cpu/stm32_unique 
cpu/stm32: refactor to use a single directory
 2020-05-21 11:05:38 +02:00
Leandro Lanzieri
2ad14e4242
cpu/kinetis: Move dependencies to Makefile.dep 2020-05-20 19:46:13 +02:00
Leandro Lanzieri
9f41acaac6
cpu/native: Move dependencies to Makefile.dep 2020-05-20 18:24:39 +02:00
Benjamin Valentin
e1ca9102d5 cpu/saml1x: pm: set deep flag 
STANDBY mode is considered Deep Sleep on all other sam0 platforms.
Set it here too to be consistent.
 2020-05-20 17:17:11 +02:00
Alexandre Abadie
b6d2231d6d
cpu/stm32: adapt Doxygen documentation 2020-05-20 13:39:11 +02:00
Alexandre Abadie
c50afaaf1b
cpu/stm32: remove redundant variables computations 2020-05-20 13:39:10 +02:00
Alexandre Abadie
36f6de3ce6
cpu/stm32: unify riotboot specific configuration 2020-05-20 13:39:10 +02:00
Alexandre Abadie
81e3e46fc5
cpu/stm32: remove old stm32xx_line.mk 2020-05-20 13:39:10 +02:00
Alexandre Abadie
5870e5d647
cpu/stm32: unify stm32_line.mk files 2020-05-20 13:39:10 +02:00
Alexandre Abadie
7d4b29530a
cpu/stm32*: remove old and unused stm32 dirs 2020-05-20 13:39:10 +02:00
Alexandre Abadie
5c810d8535
cpu/stm32: introduce unique directory for stm32 cpus 2020-05-20 13:39:10 +02:00
Vincent Dupont
8d9cc3f7e6
Merge pull request #14100 from OTAkeys/fix/exti_pr_clear_issue_upstream 
cpu/stm32_common: fix issue while clearing EXTI->PR reg
 2020-05-19 15:08:52 +02:00
Koen Zandberg
b15c4ef418
Merge pull request #14069 from benpicco/cpu/nrf52-cleanup 
cpu/nrf52: update & fix vendor files, derive flash settings
 2020-05-19 10:55:50 +02:00
Marian Buschsieweke
067a9c38ae
cpu/atmega_common: Fix race in periph_timer 
As AVR is an 8 bit platform, special care needs to be taken when accessing 16
bit registers in an atomic fashion. This commit as just this care.
 2020-05-18 21:22:31 +02:00
benpicco
9f707bf121
Merge pull request #14057 from bergzand/pr/nrf52/dma_spi 
nrf52: Implement EasyDMA-based SPI peripheral implemenation
 2020-05-18 19:42:33 +02:00
Koen Zandberg
16ff94b4fe
nrf5x: remove common nrf5x spi peripheral driver 2020-05-18 19:18:28 +02:00
Koen Zandberg
99a59c5dbd
nrf5x: Extend gpio with exti channel retrieval 2020-05-18 19:17:29 +02:00
Koen Zandberg
720ccad7dd
nrf52: Add EasyDMA-based SPI periph driver 2020-05-18 19:16:17 +02:00
Koen Zandberg
1139c0737f
nrf52: add common SPI/I2C IRQ code 2020-05-18 19:14:56 +02:00
Abdulkerim Altuntas
578bd31908 cpu/stm32_common: fix issue while clearing EXTI->PR reg 
Since the "EXTI->PR" is an "rc_w1" type of register, we need to be
careful when clearing our interrupt flag in the register. When there
are multiple interrupt flags set in the register, the "|=" operation
will mistakenly clear all pending interrupts instead of just ours.
 2020-05-18 18:36:27 +02:00
Marian Buschsieweke
ba5844098d
cpu/atmega_common: Make irq_arch inline-able 
- Moved irq_arch.c to irq_arch.h and marked all functions as
  `__attribute__((always_inline)) static inline`
 2020-05-17 18:41:11 +02:00
benpicco
cc44992abe
Merge pull request #12827 from maribu/atmega_pwm 
cpu/atmega_common/periph/pwm: Minor fix & cleanup
 2020-05-16 22:26:58 +02:00
Marian Buschsieweke
506288791d
cpu/atmega_common/periph/pwm: Minor fix & cleanup 
- On pwm_poweron, the PWM resolution was not restored. (A custom resolution was
  only usable if, PWM channel 0 is not used. That configuration is not common,
  so this bug was likely never triggered)
- Disabled a work around to prevent flickering:
    - Previously, PWM was disconnected on level 0% and 100%
    - This increases the run time of `pwm_set()`
    - It prevents using the PWM for wave form generation via DDS, as the wave
      noticeably jumps when reaching 0% or 100%
- Slightly reduces memory requirements: 2 Bytes of RAM, 112 Bytes of ROM
    - Tested with avr-gcc 9.2.0 and LTO enabled
 2020-05-16 20:43:31 +02:00