mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2025-12-23 13:33:49 +01:00
223 B
223 B
@defgroup cpu_fe310 SiFive fe310 @ingroup cpu @brief SiFive fe310 RISC-V MCU specific implementation.
This module contains SiFive fe310 specific code and definition.
@see cpu_riscv_common