1
0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-12-27 15:31:17 +01:00
RIOT/cpu/fe310/doc.md
2025-09-05 13:14:22 +02:00

8 lines
223 B
Markdown

@defgroup cpu_fe310 SiFive fe310
@ingroup cpu
@brief SiFive fe310 RISC-V MCU specific implementation.
This module contains SiFive fe310 specific code and definition.
@see cpu_riscv_common