riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

cpu/msp430: remove non-effective code for msp430f2xxx

Browse Source
This commit is contained in:
PeterKietzmann 2016-10-10 11:19:08 +02:00
parent d4ee66cfb7
commit 17b322494d
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
cpu/msp430fxyz/periph/spi.c
View File

@ -53,16 +53,16 @@ int spi_init_master(spi_t dev, spi_conf_t conf, spi_speed_t speed)
/* set polarity and phase */ /* set polarity and phase */
switch (conf) { switch (conf) {
case SPI_CONF_FIRST_RISING: case SPI_CONF_FIRST_RISING:
SPI_DEV->TCTL |= (USART_TCTL_CKPH & ~(USART_TCTL_CKPL)); SPI_DEV->TCTL |= USART_TCTL_CKPH;
break; break;
case SPI_CONF_SECOND_RISING: case SPI_CONF_SECOND_RISING:
SPI_DEV->TCTL |= (~(USART_TCTL_CKPH) & ~(USART_TCTL_CKPL)); /* nothing to be done here */
break; break;
case SPI_CONF_FIRST_FALLING: case SPI_CONF_FIRST_FALLING:
SPI_DEV->TCTL |= (USART_TCTL_CKPH & USART_TCTL_CKPL); SPI_DEV->TCTL |= (USART_TCTL_CKPH & USART_TCTL_CKPL);
break; break;
case SPI_CONF_SECOND_FALLING: case SPI_CONF_SECOND_FALLING:
SPI_DEV->TCTL |= (~(USART_TCTL_CKPH) & USART_TCTL_CKPL); SPI_DEV->TCTL |= USART_TCTL_CKPL;
break; break;
default: default:
/* invalid clock setting */ /* invalid clock setting */
@ -128,7 +128,7 @@ int spi_init_master(spi_t dev, spi_conf_t conf, spi_speed_t speed)
SPI_DEV->CTL0 |= USCI_SPI_CTL0_CKPH; SPI_DEV->CTL0 |= USCI_SPI_CTL0_CKPH;
break; break;
case SPI_CONF_SECOND_RISING: case SPI_CONF_SECOND_RISING:
/* nothong to be done here */ /* nothing to be done here */
break; break;
case SPI_CONF_FIRST_FALLING: case SPI_CONF_FIRST_FALLING:
SPI_DEV->CTL0 |= (USCI_SPI_CTL0_CKPH & USCI_SPI_CTL0_CKPL); SPI_DEV->CTL0 |= (USCI_SPI_CTL0_CKPH & USCI_SPI_CTL0_CKPL);