riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

cpu/stm32l1: add support for STOP & STAND_BY mode

Browse Source
This commit is contained in:
francisco 2019-03-12 09:37:58 +01:00
parent 297efdd5b2
commit 4dda8abecb
3 changed files with 34 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
cpu/stm32_common/include/periph_cpu_common.h
View File

@ -78,7 +78,8 @@ extern "C" {
* @brief Number of usable low power modes * @brief Number of usable low power modes
*/ */
#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \ #if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \
defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) || defined(DOXYGEN) defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) || \
defined(CPU_FAM_STM32L1) || defined(DOXYGEN)
#define PM_NUM_MODES (2U) #define PM_NUM_MODES (2U)
/** /**

36
cpu/stm32_common/periph/pm.c
View File

@ -26,7 +26,8 @@
#include "irq.h" #include "irq.h"
#include "periph/pm.h" #include "periph/pm.h"
#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \ #if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \
defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) || \
defined(CPU_FAM_STM32L1)
#include "stmclk.h" #include "stmclk.h"
#endif #endif
@ -49,13 +50,22 @@ void pm_set(unsigned mode)
/* I just copied it from stm32f1/2/4, but I suppose it would work for the /* I just copied it from stm32f1/2/4, but I suppose it would work for the
* others... /KS */ * others... /KS */
#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \ #if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \
defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) || \
defined(CPU_FAM_STM32L1)
switch (mode) { switch (mode) {
case STM32_PM_STANDBY: case STM32_PM_STANDBY:
/* Set PDDS to enter standby mode on deepsleep and clear flags */ /* Set PDDS to enter standby mode on deepsleep and clear flags */
PWR->CR |= (PWR_CR_PDDS | PWR_CR_CWUF | PWR_CR_CSBF); PWR->CR |= (PWR_CR_PDDS | PWR_CR_CWUF | PWR_CR_CSBF);
/* Enable WKUP pin to use for wakeup from standby mode */ /* Enable WKUP pin to use for wakeup from standby mode */
#if defined(CPU_FAM_STM32L0) #if defined(CPU_FAM_STM32L0) || defined(CPU_FAM_STM32L1)
/* Regarding ULP, it's up to the user to configure it :
* 0: Internal Vref enabled during Deepsleep/Sleep/Low-power run mode
* 1: Disable internal voltage reference
* Deepsleep/Sleep/Low-power run mode
*/
/* Enable Ultra Low Power mode */
// PWR->CR |= PWR_CR_ULP;
PWR->CSR |= PWR_CSR_EWUP1; PWR->CSR |= PWR_CSR_EWUP1;
#if !defined(CPU_LINE_STM32L053xx) #if !defined(CPU_LINE_STM32L053xx)
/* STM32L053 only have 2 wake pins */ /* STM32L053 only have 2 wake pins */
@ -68,15 +78,27 @@ void pm_set(unsigned mode)
deep = 1; deep = 1;
break; break;
case STM32_PM_STOP: case STM32_PM_STOP:
#if defined(CPU_FAM_STM32L0) #if defined(CPU_FAM_STM32L0) || defined(CPU_FAM_STM32L1)
/* Clear Wakeup flag */
PWR->CR |= PWR_CR_CWUF;
/* Clear PDDS to enter stop mode on */ /* Clear PDDS to enter stop mode on */
/* /*
* Regarding LPSDSR, it's up to the user to configure it : * Regarding LPSDSR, it's up to the user to configure it :
* 0: Voltage regulator on during Deepsleep/Sleep/Low-power run mode * 0: Voltage regulator on during Deepsleep/Sleep/Low-power run mode
* 1: Voltage regulator in low-power mode during * 1: Voltage regulator in low-power mode during
* Deepsleep/Sleep/Low-power run mode * Deepsleep/Sleep/Low-power run mode
* Regarding ULP, it's up to the user to configure it :
* 0: Internal Vref enabled during Deepsleep/Sleep/Low-power run mode
* 1: Disable internal voltage reference
* Deepsleep/Sleep/Low-power run mode
*/ */
PWR->CR &= ~(PWR_CR_PDDS); PWR->CR &= ~(PWR_CR_PDDS);
/* Regulator in LP mode */
// PWR->CR |= PWR_CR_LPSDSR;
/* Enable Ultra Low Power mode*/
// PWR->CR |= PWR_CR_ULP;
#else #else
/* Clear PDDS and LPDS bits to enter stop mode on */ /* Clear PDDS and LPDS bits to enter stop mode on */
/* deepsleep with voltage regulator on */ /* deepsleep with voltage regulator on */
@ -94,7 +116,8 @@ void pm_set(unsigned mode)
cortexm_sleep(deep); cortexm_sleep(deep);
#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \ #if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \
defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) || \
defined(CPU_FAM_STM32L1)
if (deep) { if (deep) {
/* Re-init clock after STOP */ /* Re-init clock after STOP */
stmclk_init_sysclk(); stmclk_init_sysclk();
@ -103,7 +126,8 @@ void pm_set(unsigned mode)
} }
#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \ #if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || \
defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) defined(CPU_FAM_STM32F4) || defined(CPU_FAM_STM32L0) || \
defined(CPU_FAM_STM32L1)
void pm_off(void) void pm_off(void)
{ {
irq_disable(); irq_disable();

2
cpu/stm32l1/Makefile.include
View File

@ -1,5 +1,7 @@
export CPU_ARCH = cortex-m3 export CPU_ARCH = cortex-m3
export CPU_FAM = stm32l1 export CPU_FAM = stm32l1
USEMODULE += pm_layered
include $(RIOTCPU)/stm32_common/Makefile.include include $(RIOTCPU)/stm32_common/Makefile.include
include $(RIOTMAKE)/arch/cortexm.inc.mk include $(RIOTMAKE)/arch/cortexm.inc.mk