riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Merge pull request #16319 from jue89/fix/stm32-gpio_all-isr

Browse Source 
cpu/stm32/gpio_all: fix IRQ handler for G0/L5/MP1 families
This commit is contained in:
Jean Pierre Dudey 2021-05-23 21:40:02 +02:00 committed by GitHub
commit 5fd6daac3e
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
cpu/stm32/periph/gpio_all.c
View File

@ -341,15 +341,16 @@ void isr_exti(void)
{ {
#if defined(CPU_FAM_STM32G0) || defined(CPU_FAM_STM32L5) || \ #if defined(CPU_FAM_STM32G0) || defined(CPU_FAM_STM32L5) || \
defined(CPU_FAM_STM32MP1) defined(CPU_FAM_STM32MP1)
/* only generate interrupts against lines which have their IMR set */ /* get all interrupts handled by this ISR */
uint32_t pending_rising_isr = (EXTI->RPR1 & EXTI_REG_IMR & EXTI_MASK); uint32_t pending_rising_isr = (EXTI->RPR1 & EXTI_MASK);
uint32_t pending_falling_isr = (EXTI->FPR1 & EXTI_REG_IMR & EXTI_MASK); uint32_t pending_falling_isr = (EXTI->FPR1 & EXTI_MASK);
/* clear by writing a 1 */ /* clear by writing a 1 */
EXTI->RPR1 = pending_rising_isr; EXTI->RPR1 = pending_rising_isr;
EXTI->FPR1 = pending_falling_isr; EXTI->FPR1 = pending_falling_isr;
uint32_t pending_isr = pending_rising_isr | pending_falling_isr; /* only generate interrupts against lines which have their IMR set */
uint32_t pending_isr = (pending_rising_isr | pending_falling_isr) & EXTI_REG_IMR;
#else #else
/* read all pending interrupts wired to isr_exti */ /* read all pending interrupts wired to isr_exti */
uint32_t pending_isr = (EXTI_REG_PR & EXTI_MASK); uint32_t pending_isr = (EXTI_REG_PR & EXTI_MASK);