cpu/esp8266: move RTC_BSS_ATTR to cpu/esp_common
Since the attribute is required by EPS8266 as well as ESP32, it is moved to cpu/esp_common.
This commit is contained in:
parent
fdaf1ac6fe
commit
a0b77de3dc
@ -26,6 +26,7 @@
|
|||||||
#include "log.h"
|
#include "log.h"
|
||||||
#include "periph/rtt.h"
|
#include "periph/rtt.h"
|
||||||
|
|
||||||
|
#include "esp_common.h"
|
||||||
#include "esp/common_macros.h"
|
#include "esp/common_macros.h"
|
||||||
#include "esp/dport_regs.h"
|
#include "esp/dport_regs.h"
|
||||||
#include "esp/rtc_regs.h"
|
#include "esp/rtc_regs.h"
|
||||||
@ -33,8 +34,6 @@
|
|||||||
|
|
||||||
#define FRC2_CLK_DIV_256 2 /* divider for the 80 MHz AHB clock */
|
#define FRC2_CLK_DIV_256 2 /* divider for the 80 MHz AHB clock */
|
||||||
|
|
||||||
#define RTC_BSS_ATTR __attribute__((section(".rtc.bss")))
|
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* FRC2 is a 32-bit countup timer, triggers interrupt when reaches alarm value.
|
* FRC2 is a 32-bit countup timer, triggers interrupt when reaches alarm value.
|
||||||
*/
|
*/
|
||||||
|
|||||||
@ -48,6 +48,14 @@ extern "C" {
|
|||||||
#endif
|
#endif
|
||||||
#endif /* ICACHE_FLASH */
|
#endif /* ICACHE_FLASH */
|
||||||
|
|
||||||
|
#ifndef RTC_BSS_ATTR
|
||||||
|
#define RTC_BSS_ATTR __attribute__((section(".rtc.bss")))
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifndef RTC_DATA_ATTR
|
||||||
|
#define RTC_DATA_ATTR __attribute__((section(".rtc.data")))
|
||||||
|
#endif
|
||||||
|
|
||||||
/** Print out a message that function is not yet implementd */
|
/** Print out a message that function is not yet implementd */
|
||||||
#define NOT_YET_IMPLEMENTED() LOG_INFO("%s not yet implemented\n", __func__)
|
#define NOT_YET_IMPLEMENTED() LOG_INFO("%s not yet implemented\n", __func__)
|
||||||
/** Print out a message that function is not supported */
|
/** Print out a message that function is not supported */
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user