riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

cpu/stm32l0: fix clk control register reset

Browse Source 
on stm32l011, RCC_CR_CSSON is not defined
This commit is contained in:
Alexandre Abadie 2020-10-13 08:34:57 +02:00
parent be261f0138
commit e51279b228
No known key found for this signature in database
GPG Key ID: 1C919A403CAE1405
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cpu/stm32/stmclk/stmclk_l0l1.c
View File

@ -180,7 +180,11 @@ void stmclk_init_sysclk(void)
/* Reset the RCC clock configuration to the default reset state(for debug purpose) */ /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
/* Reset MSION, HSEON, CSSON and PLLON bits */ /* Reset MSION, HSEON, CSSON and PLLON bits */
#ifdef RCC_CR_CSSON
RCC->CR &= ~(RCC_CR_MSION | RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON | RCC_CR_PLLON); RCC->CR &= ~(RCC_CR_MSION | RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON | RCC_CR_PLLON);
#else
RCC->CR &= ~(RCC_CR_MSION | RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_PLLON);
#endif
/* use HSI as system clock while we do any further configuration and /* use HSI as system clock while we do any further configuration and
* configure the AHB and APB clock dividers as configured by the board */ * configure the AHB and APB clock dividers as configured by the board */