riot-ci/RIOT
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

cpu/stm32f4: add stm32f413vg support

Browse Source
This commit is contained in:
Vincent Dupont 2017-05-11 13:42:43 +02:00
parent 9d3f9f2589
commit ecbe64d6f5
3 changed files with 36 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
cpu/stm32f4/include/cpu_conf.h
View File

@ -33,7 +33,7 @@
#include "vendor/stm32f411xe.h" #include "vendor/stm32f411xe.h"
#elif defined(CPU_MODEL_STM32F412ZG) #elif defined(CPU_MODEL_STM32F412ZG)
#include "vendor/stm32f412zx.h" #include "vendor/stm32f412zx.h"
#elif defined(CPU_MODEL_STM32F413ZH) #elif defined(CPU_MODEL_STM32F413ZH) || defined(CPU_MODEL_STM32F413VG)
#include "vendor/stm32f413xx.h" #include "vendor/stm32f413xx.h"
#elif defined(CPU_MODEL_STM32F415RG) #elif defined(CPU_MODEL_STM32F415RG)
#include "vendor/stm32f415xx.h" #include "vendor/stm32f415xx.h"
@ -52,7 +52,11 @@ extern "C" {
* @{ * @{
*/ */
#define CPU_DEFAULT_IRQ_PRIO (1U) #define CPU_DEFAULT_IRQ_PRIO (1U)
#if defined(CPU_MODEL_STM32F413ZH) || defined(CPU_MODEL_STM32F413VG)
#define CPU_IRQ_NUMOF (102U)
#else
#define CPU_IRQ_NUMOF (82U) #define CPU_IRQ_NUMOF (82U)
#endif
#define CPU_FLASH_BASE FLASH_BASE #define CPU_FLASH_BASE FLASH_BASE
/** @} */ /** @} */

30
cpu/stm32f4/ldscripts/stm32f413vg.ld Normal file
View File

@ -0,0 +1,30 @@
/*
* Copyright (C) 2017 OTA keys S.A.
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @addtogroup cpu_stm32f4
* @{
*
* @file
* @brief Memory definitions for the STM32F413VG
*
* @author Vincent Dupont <vincent@otakeys.com>
*
* @}
*/
MEMORY
{
rom (rx) : ORIGIN = 0x08000000, LENGTH = 1M
ram (rwx) : ORIGIN = 0x20000000, LENGTH = 320K
cpuid (r) : ORIGIN = 0x1fff7a10, LENGTH = 12
}
_cpuid_address = ORIGIN(cpuid);
INCLUDE cortexm_base.ld

3
cpu/stm32f4/ldscripts/stm32f413zh.ld
View File

@ -21,8 +21,7 @@
MEMORY MEMORY
{ {
rom (rx) : ORIGIN = 0x08000000, LENGTH = 1536K rom (rx) : ORIGIN = 0x08000000, LENGTH = 1536K
ram (rwx) : ORIGIN = 0x20000000, LENGTH = 256K ram (rwx) : ORIGIN = 0x20000000, LENGTH = 320K
ccmram (rwx): ORIGIN = 0x10000000, LENGTH = 64K
cpuid (r) : ORIGIN = 0x1fff7a10, LENGTH = 12 cpuid (r) : ORIGIN = 0x1fff7a10, LENGTH = 12
} }