Gunar Schorcht
5483235c61
cpu/stm32/periph_adc: use L4 lines instead of L4 models
...
The ASCR register is available and has to be set for all STM32L471xx, STM32L475xx, STM32L476xx, STM32L485xx and STM32L486xx MCUs. Instead of using the CPU model for conditional compilation, the CPU line is used to support all MCU of that lines.
2023-05-10 12:39:32 +02:00
..
2022-02-21 10:49:43 +01:00
2020-08-27 03:56:26 +02:00
2022-02-21 10:49:43 +01:00
2022-02-21 10:49:43 +01:00
2022-02-21 10:49:43 +01:00
2020-08-27 03:58:33 +02:00
2020-08-27 03:56:26 +02:00
2023-05-10 12:39:32 +02:00
2022-02-21 10:49:43 +01:00
2021-12-03 10:12:35 +01:00
2023-05-01 16:17:25 -04:00
2022-10-26 09:36:45 -04:00
2020-10-22 12:37:23 +02:00
2020-10-23 00:46:26 +02:00
2022-09-14 14:00:27 +02:00
2023-01-07 09:47:44 +01:00
2021-12-23 11:04:41 +01:00
2021-12-23 11:04:41 +01:00
2021-12-23 11:04:41 +01:00
2022-09-15 12:12:23 +02:00
2023-04-06 08:31:48 +02:00
2023-04-06 08:31:48 +02:00
2021-12-23 11:04:41 +01:00
2023-02-14 17:39:42 +01:00
2022-02-12 18:30:58 +01:00
2022-11-03 13:52:01 +01:00
2022-08-17 23:37:05 +02:00
2022-04-13 12:49:58 +02:00
2022-10-14 16:20:04 +02:00
2022-01-21 15:53:18 +01:00
2021-03-29 16:27:27 +02:00
2022-10-27 14:28:06 +02:00
2022-10-27 14:28:06 +02:00
2021-09-07 10:06:31 +02:00
2020-10-23 00:46:26 +02:00
2021-09-07 10:06:31 +02:00
2021-10-13 12:14:45 -04:00
2020-10-23 00:46:26 +02:00
2023-03-30 10:36:20 +02:00
2023-03-13 14:01:48 -04:00
2022-11-03 11:37:28 +01:00
2023-04-07 22:35:45 +02:00
2022-02-21 10:49:43 +01:00
2020-10-23 11:29:57 +02:00